#### Chapter 8 Memory-Management Strategies

#### **Memory Management**

- Motivation
  - Keep several processes in memory to improve a system's performance
- Selection of different memory management methods
  - Application-dependent
  - Hardware-dependent
- Memory A large array of words or bytes, each with its own address.
  - Memory is always too small!

## **Memory Management**

- The Viewpoint of the Memory Unit
  - A stream of memory addresses!
- What should be done?
  - Which areas are free or used (by whom)
  - Decide which processes to get memory
  - Perform allocation and de-allocation
- Remark:
  - Interaction between CPU scheduling and memory allocation!

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# Background

 Address Binding – binding of instructions and data to memory addresses



## Background



• Binding at the Compiling Time

•A process must execute at a specific memory space

• Binding at the Load Time

• Relocatable Code

 Process may move from a memory segment to another → binding is delayed till run-time

# Logical Versus Physical Address



# **Logical Versus Physical Address**

- A logical (physical) address space is the set of logical (physical) addresses generated by a process. Physical addresses of a program is transparent to any process!
- MMU maps from virtual addresses to physical addresses. Different memory mapping schemes need different MMU's that are hardware devices. (slow down)
- Compile-time & load-time binding schemes results in the collapsing of logical and physical address spaces.

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# **Dynamic Loading**

- Dynamic Loading
  - A routine will not be loaded until it is called. A relocatable linking loader must be called to load the desired routine and change the program's address tables.
  - Advantage
    - Memory space is better utilized.
    - Users may use OS-provided
      libraries to achieve dynamic loading



#### **Overlays**

- Motivation
  - Keep in memory only those instructions and data needed at any given time.
  - Example: Two overlays of a two-pass assembler



## Overlays

- Memory space is saved at the cost of run-time I/O.
- Overlays can be achieved w/o OS support:
  - $\Rightarrow$  "absolute-address" code
- However, it's not easy to program a overlay structure properly!
  Need some sort of automatic techniques that run a large program in a limited physical memory!

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.





# Swapping

- The execution time of each process should be long relative to the swapping time in this case (e.g., 416ms in the last example)!
- Only swap in what is actually used. ⇒
  Users must keep the system informed of memory usage.
- Who should be swapped out?
  - "Lower Priority" Processes?
  - Any Constraint?
    - $\Rightarrow$  System Design



# Swapping

- Separate swapping space from the file system for efficient usage
  - Disable swapping whenever possible such as many versions of UNIX – Swapping is triggered only if the memory usage passes a threshold, and many processes are running!
- In Windows 3.1, a swapped-out process is not swapped in until the user selects the process to run.

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

## **Contiguous Allocation – Single User**





#### **Contiguous Allocation – Multiple Users**



- Memory is divided into fixed partitions, e.g., OS/360 (or MFT)
- A process is allocated on an entire partition
- An OS Data Structure: Partitions

#	sıze	location	status
1	25KB	20k	Used
2	15KB	45k	Used
3	30KB	60k	Used
4	10KB	90k	Free

#### **Contiguous Allocation – Multiple Users**

- Hardware Supports
  - Bound registers
  - Each partition may have a protection key (corresponding to a key in the current PSW)
- Disadvantage:
  - Fragmentation gives poor memory utilization !

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

#### **Contiguous Allocation – Multiple Users**

- Dynamic Partitions
  - Partitions are dynamically created.
  - OS tables record free and used partitions







# Fragmentation – Dynamic Partitions



- Requires user processes to be <u>relocatable</u>

Any optimal compaction strategy???

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# Fragmentation – Dynamic Partitions



Dvnamic/static relocation

# Fragmentation – Dynamic Partitions

Internal fragmentation:

A small chunk of "unused" memory internal to a partition.



\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# **Fragmentation – Dynamic Partitions**

- Dynamic Partitioning:
  - Advantage:
    - $\Rightarrow$  Eliminate fragmentation to some degree
    - ⇒ Can have more partitions and a higher degree of multiprogramming
  - Disadvantage:
    - Compaction vs Fragmentation
      - The amount of free memory may not be enough for a process! (contiguous allocation)
      - Memory locations may be allocated but never referenced.
    - Relocation Hardware Cost & Slow Down
  - $\Rightarrow$  Solution: <u>Paged Memory</u>!

# Paging

- Objective
  - Users see a logically contiguous address space although its physical addresses are throughout physical memory
- Units of Memory and Backing Store
  - Physical memory is divided into fixed-sized blocks called *frames*.
  - The logical memory space of each process is divided into blocks of the same size called *pages*.
  - The backing store is also divided into blocks of the same size if used.

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.













## Paging – Basic Method

- Page Replacement:
  - An executing process has all of its pages in physical memory.
- Maintenance of the Frame Table
  - One entry for each physical frame
    - The status of each frame (free or allocated) and its owner
- The page table of each process must be saved when the process is preempted. → Paging increases context-switch time!



# Paging – Hardware Support

- Page Tables on Memory
  - Advantages:
    - The size of a page table is unlimited!
    - The context switch cost may be low if the CPU dispatcher merely changes PTBR, instead of reloading another page table.
  - Disadvantages:
    - Memory access is slowed by a factor of 2
      - Translation Look-aside buffers (TLB)
        - Associate, high-speed memory
        - (key/tag, value) 16 ~ 1024 entries
        - Less than 10% memory access time



## Paging – Hardware Support



#### Paging – Effective Memory Access Time

- Hit Ratio = the percentage of times that a page number is found in the TLB
  - The hit ratio of a TLB largely depends on the size and the replacement strategy of TLB entries!
- Effective Memory Access Time
  - Hit-Ratio \* (TLB lookup + a mapped memory access) + (1 – Hit-Ratio) \* (TLB lookup + a page table lookup + a mapped memory access)

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

### Paging – Effective Memory Access Time

- An Example
  - 20ns per TLB lookup, 100ns per memory access
  - Effective Access Time = 0.8\*120ns
    +0.2\*220ns = 140 ns, when hit ratio = 80%
  - Effective access time = 0.98\*120ns
    +0.02\*220ns = 122 ns, when hit ratio = 98%
- Intel 486 has a 32-register TLB and claims a 98 percent hit ratio.



# Paging – Protection & Sharing

Example: a 12287-byte Process (16384=2<sup>14</sup>)





# Paging – Protection & Sharing



- Procedures which are executed often (e.g., editor) can be divided into procedure + date. Memory can be saved a lot.
- Reentrant procedures can be saved! The non-modified nature of saved code must be enforced
- Address referencing inside shared pages could be an issue.
  \* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

## **Multilevel Paging**

- Motivation
  - The logical address space of a process in many modern computer system is very large, e.g., 2<sup>32</sup> to 2<sup>64</sup> Bytes.

32-bit address  $\rightarrow$  2<sup>20</sup> page entries  $\rightarrow$  4MB 4KB per page 4B per entries page table

 $\rightarrow$  Even the page table must be divided into pieces to fit in the memory!



## Multilevel Paging – N-Level Paging

 Motivation: Two-level paging is not appropriate for a huge logical address space!



# Multilevel Paging – N-Level Paging

Example

- 98% hit ratio, 4-level paging, 20ns TLB access time, 100ns memory access time.
- Effective access time = 0.98 X 120ns + 0.02 X 520ns = 128ns
- SUN SPARC (32-bit addressing) → 3-level paging
- Motorola 68030 (32-bit addressing) → 4level paging
- VAX (32-bit addressing)  $\rightarrow$  2-level paging

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# Hashed Page Tables

- Objective:
  - To handle large address spaces
- Virtual address → hash function → a linked list of elements
  - (virtual page #, frame #, a pointer)
- Clustered Page Tables
  - Each entry contains the mappings for several physical-page frames, e.g., 16.



#### Inverted Page Table Each entry contains the virtual address of the frame. Entries are sorted by physical addresses. One table per system. When no match is found, the page table of the corresponding process must be referenced. Example Systems: HP Spectrum, IBM RT, PowerPC, SUN UltraSPARC Logical Address Physical pid Ρ d f d Memory CPU Physical Address pid: p An Inverted Page Table \* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

### **Inverted Page Table**

- Advantage
  - Decrease the amount of memory needed to store each page table
- Disadvantage
  - The inverted page table is sorted by physical addresses, whereas a page reference is in a logical address.
    - The use of Hash Table to eliminate lengthy table lookup time: 1HASH + 1IPT
    - The use of an associate memory to hold recently located entries.
  - Difficult to implement with shared memory

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# Segmentation

- Segmentation is a memory management scheme that support the user view of memory:
  - A logical address space is a collection of segments with variable lengths.



## Segmentation

- Why Segmentation?
  - Paging separates the user's view of memory from the actual physical memory but does not reflect the logical units of a process!
  - Pages & frames are fixed-sized, but segments have variable sizes.
- For simplicity of representation,
  <segment name, offset> → <segmentnumber, offset>

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.





# Segmentation – Protection & Sharing

- Advantage:
  - Segments are a semantically defined portion of the program and likely to have all entries being "homogeneous".
    - Example: Array, code, stack, data, etc.
      - $\rightarrow$  Logical units for protection !
  - Sharing of code & data improves memory usage.
    - Sharing occurs at the segment level.





Size A byte O External Fragmentation

**Overheads increases substantially!** 

(base+limit "registers")

## Segmentation – Fragmentation

- Remark:
  - Its external fragmentation problem is better than that of the dynamic partition method because segments are likely to be smaller than the entire process.
- Internal Fragmentation??

\* All rights reserved, Tei-Wei Kuo, National Taiwan University, 2005.

# Segmentation with Paging

- Motivation :
  - Segmentation has external fragmentation.
  - Paging has internal fragmentation.
  - Segments are semantically defined portions of a program.
    - → "Page" Segments !



#### Pentium Segmentation





# Paging and Segmentation

- To overcome disadvantages of paging or segmentation alone:
  - Paged segments divide segments further into pages.
    - Segment need not be in contiguous memory.
  - Segmented paging segment the page table.
    - Variable size page tables.
- Address translation overheads increase!
- An entire process still needs to be in memory at once!

→ Virtual Memory!!

# Paging and Segmentation

- Considerations in Memory Management
  - Hardware Support, e.g., STBR, TLB, etc.
  - Performance
  - Fragmentation
    - Multiprogramming Levels
  - Relocation Constraints?
  - Swapping: +
  - Sharing?!
  - Protection?!