



7.



8.

	MUX _A	MUX _B	MUX _C	MUX _D	MUX _E	REG _W	MEM _W	ALU _{op}
sub	*	*	1	0	00	1	0	000
ld	*	0	*	1	10	1	0	*
jr	0	*	*	0	*	0	0	100