## Logic gates

## Sequential Logic

Introduction to Computer

Yung-Yu Chuang
with slides by Sedgewick \& Wayne (introcs.cs.princeton.edu), Nisan \&o Schocken (www.nand2tetris.org) and Harris \& Harris (DDCA)

Model: And, Or, Not, ...
Simple, and powerful:
Logic gates can realize any Boolean function, and can be combined to form powerful chips, like an ALU
But, as a general model of computation, logic gates fall short

## Limitations

Logic gates cannot store information (bits) over time
Feedback loops are not allowed: A chip's output cannot serve as its input
Logic gates can handle only inputs of a fixed size.
For example, we can build an Or3 gate, and an Or4 gate, and so on, but we cannot build a single gate that computes Or for any given number of inputs

## Extension

Allow logic gates to be sensitive to the progression of time.

## Combinational vs. Sequential Circuits

## Combinational circuits.

- Output determined solely by inputs.
- Can draw with no loops.
- Ex: majority, adder, ALU.


## Sequential circuits.

. Output determined by inputs and previous outputs.

- Ex: memory, program counter, CPU.




## Combinational vs. Sequential Circuits

## Combinational circuits.

- Basic abstraction = switch.
- In principle, can build TOY computer with a combinational circuit.
$-255 \times 16=4,080$ inputs $\Rightarrow 2^{4080}$ rows in truth table!
- no simple pattern
- each circuit element used at most once


## Sequential circuits. Reuse circuit elements by storing bits in "memory."



Software needs:

- The hardware must handle the physical time delays associated with computing and moving data from one chip to another.
The hardware must be able to remember things, over time:
- The hardware must be able to do things, one at a time (sequentially):


## Hardware needs:



Example (iteration):
for $i$ in range $(0,10)$ : print(i)


Representing time


Chip behavior over time (example: Not gate)


Chip behavior over time (example: Not gate)


Desired / idealized behavior of the in and out signals: That's how we want the hardware to behave

Chip behavior over time (example: Not gate)


Chip behavior over time (example: Not gate)


Chip behavior over time (example: Not gate)


Clock
Clock.

- Fundamental abstraction: regular on-off pulse.
- on: fetch phase
- off: execute phase
- External analog device.
- Synchronizes operations of different circuit elements.
. Requirement: clock cycle longer than max switching time.


Chip behavior over time (example: Not gate)


## How much does it Hert?

Frequency is inverse of cycle time.

- Frequency of 1 Hz (Hertz) means that there is 1 cycle per second.
- 1 kilohertz (kHz) means 1000 cycles/sec.
- 1 megahertz (MHz) means 1 million cycles $/ \mathrm{sec}$.
- 1 gigahertz ( GHz ) means 1 billion cycles $/ \mathrm{sec}$.
- 1 terahertz ( THz ) means 1 trillion cycles/sec.


## Physical clock

- An oscillator is used to deliver an ongoing train of "tick/tock" signals
"1 MHz electronic oscillator circuit which uses the resonant properties of an internal quartz crystal to control the frequency. Provides the clock signal for digital devices such as computers."
(Wikipedia)


## Flip-Flop

Flip-flop

- A small and useful sequential circuit
- Abstraction that remembers one bit
- Basis of important computer components for
- register
- memory
- counter
- There are several flavors


## S-R flip flop

SR Flip-Flop

- $S=1, R=0$ (set) $\Rightarrow$ Flips "bit" on.
- $S=0, R=1$ (reset) $\Rightarrow$ Flops "bit" off.
- $S=R=0 \quad \Rightarrow$ Status quo.
- $S=R=1 \quad \Rightarrow$ Not allowed.

| $R$ | $S$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Implementation

## S-R flip flop

## SR Flip-Flop.

- $S=1, R=0$ (set) $\Rightarrow$ Flips "bit" on.
. $S=0, R=1$ (reset) $\Rightarrow$ Flops "bit" off.
- $S=R=0 \quad \Rightarrow$ Status quo.
. $S=R=1 \quad \Rightarrow$ Not allowed.

| $R$ | $S$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

$$
Q=S+\bar{R} Q
$$

## Relay-based flip-flop

Ex. Simplest feedback loop.

- Two relays $A$ and $B$, both connected to power, each blocked by the other.
- State determined by whichever switches first. The state is latched.
. Stable.




## SR Flip Flop

SR flip flop. Two cross-coupled NOR gates.


| $R$ | $S$ | $Q$ |
| :---: | :---: | :---: |
| 0 | 0 |  |
| 0 | 1 |  |
| 1 | 0 |  |
| 1 | 1 |  |

Truth Table and Timing Diagram
Truth table.

- Values vary over time.
. $S(\dagger), R(\dagger), Q(\dagger)$ denote value at time $\dagger$.

| SR Flip Flop Truth Table |  |  |  |
| :---: | :---: | :---: | :---: |
| S(t) | R(t) | Q(t) | Q $(\dagger+\varepsilon)$ |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 |  |
| 1 | 1 | 1 |  |

Sample timing diagram for SR flip-flop.


Caveat. Need to deal with switching delay.
Flip-flop.

- A way to control the feedback loop.
. Abstraction that "remembers" one bit
- Basic building block for memory and registers.



read value

Flip-Flop
-

Caveat. Need to deal with switching delay.
Clock

Clock.
Fundamental abstraction: regular on-off pulse. - on: fetch phase - off: execute phase

External analog device.

- Synchronizes operations of different circuit elements.
- Requirement: clock cycle longer than max switching time.



## Clocked S-R flip-flop

## Clocked SR Flip-Flop.

. Same as SR flip-flop except $S$ and $R$ only active when clock is 1 .


Implementation


## Stand-Alone Register

k-bit register.

- Stores k bits.
- Register contents always available on output.
- If write enable is asserted, $k$ input bits get copied into register.

Ex: Program Counter, 16 TOY registers, 256 TOY memory locations.


16-bit Register Interface


16-bit Register Implementation

## Clocked D flip-flop

## Clocked D Flip-Flop.

- Output follows D input while clock is 1 .
- Output is remembered while clock is 0 .


Implementation


## Register file interface

## $n \times k$ register file.

- Bank of $n$ registers; each stores $k$ bits.
- Read and write information to one of $n$ registers.
- $\log _{2} n$ address inputs specifies which one
- Addressed bits always appear on output.
- If write enable and clock are asserted, $k$ input bits are copied into addressed register.


## Examples.

- TOY registers: $n=16, k=16$.
- TOY main memory: $n=256, k=16$.
- Real computer: $\mathrm{n}=256$ million, $\mathrm{k}=32$.
- 1 GB memory
- 1 byte = 8 bits

$256 \times 16$ Register File Interface

Register file implementation
Implementation example: TOY main memory.
. Use 256 16-bit registers.

- Multiplexer and decoder are combinational circuits.


Multiplexer
When $s=0$, return $x$; otherwise, return $y$.


Example: $(Y \wedge S) \vee(X \wedge \neg S)$
Two-input multiplexer

| X | Y | S | $\mathrm{Y} \wedge \mathbf{S}$ | $\neg \mathbf{S}$ | $\mathbf{X} \wedge \neg \mathbf{S}$ | $(\mathbf{Y} \wedge \mathbf{S}) \vee(\mathbf{X} \wedge \neg \mathbf{S})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F | F | F | F | T | F | F |
| F | T | F | F | T | F | F |
| T | F | F | F | T | T | T |
| T | T | F | F | T | T | T |
| F | F | T | F | F | F | F |
| F | T | T | T | F | F | T |
| T | F | T | F | F | F | F |
| T | T | T | T | F | F | T |

4-to-1 multiplexer


## 8-to-1 Multiplexer

$2^{\mathrm{N}}$-to-1 multiplexer

- $N$ select inputs, $2^{N}$ data inputs, 1 output
- Copies "selected" data input bit to output


4-Wide 2-to-1 Multiplexer
Goal: select from one of two 4-bit buses


Interface

8-to-1 Multiplexer
$2^{\mathrm{N}}$-to-1 multiplexer

- N select inputs, $2^{N}$ data inputs, 1 output
- Copies "selected" data input bit to output


8-to-1 Mux Interface


8-to-1 Mux Implementation

## 4-Wide 2-to-1 Multiplexer

Goal: select from one of two 4-bit buses

- Implemented by layering 4-to-1 multiplexer


Interface


Implementation

## k-Wide n-to-1 Multiplexer

Goal: select from one of nk -bit buses

- Implemented by layering $k$-to-1 multiplexer


Interface

## Memory Overview

Computers and TOY have several memory components.

- Program counter.
- Registers.
- Main memory.

Implementation. Use one flip-flop for each bit of memory.

Access. Memory components have different access mechanisms.

TOY has 16 bit words, 8 bit memory addresses, and 4 bit register names.
Organization. Need mechanism to manipulate groups of related bits.

Register file implementation
Implementation example: TOY main memory.
. Use 256 16-bit registers.

- Multiplexer and decoder are combinational circuits.


Register Bit
Register bit. Extend a flip-flop to allow easy access to values.


## Register Bit

Register bit. Extend a flip-flop to allow easy access to values.


Memory Bit: Switch Level Implementation
Memory bit. Extend a flip-flop to allow easy access to values.


DUAL-PORT MEMORY-BANK BIT

MEMORY-BANK BIT

[TOY registers ]

Memory Bit: Interface
Memory bit. Extend a flip-flop to allow easy access to values.



## MEMORY-BANK BIT

[ TOY main memory ]

[ TOY registers ]

## Processor Register

Processor register.
. Stores k bits.

- Register contents always available on output bus.
- If enable write is asserted, $k$ input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address.
Ex 2. TOY instruction register (IR) holds 16 -bit current instruction.


## Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, $k$ input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.


## Memory Bank

Memory bank.

- Bank of $n$ registers; each stores $k$ bits.
- Read and write information to one of $n$ registers.
- Address inputs specify which one $:-\log _{2}$ address bits needed
- Addressed bits always appear on output.
- If write enabled, $k$ input bits are copied into addressed register.
Ex 1. TOY main memory.
- 256-by-16 memory bank.

Ex2. TOY registers.
. 16-by-16 memory bank.

- Two output buses.


## Processor register.

. Stores k bits.

- Register contents always available on output bus.
- If enable write is asserted, $k$ input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.


Memory: Interface


Memory: Component Level Implementation


TOY sequential circuits
Sequential circuits add "state" to digital hardware.

- Flip-flop.
[represents 1 bit]
- TOY word.
- TOY registers.
[16 flip-flops]
[16 words]
. TOY main memory. [256 words]
Modern technologies for registers and main memory are different.
- Few registers, easily accessible, high cost per bit.
- Huge main memories, less accessible, low cost per bit.
- Drastic evolution of technology over time.

Next. Build a complete TOY computer.

Memory: Switch Level Implementation


Project 3


## Project 3: Sequential Chips

## |Background



|Objective
Buld dall the chips described in Chapter 3 (see list below), leading up to a Random Access Memory (RRM) unit. The
only building blocks that you can use are primitte DFF gates, chips that you will build on top of them, and chips
only bulding blocks that you cal
describee in previou shinpters.
IChips

50


## Project 3

## Given:

- All the chips built in projects 1 and 2
- Data Flip-Flop (built-in dff gate)

Build:

- Bit
- Register
- PC
- ram8
- RAM64
- Ram512
- Ram4k
- Ram16K


## Memory hierarchy



Registers


1-bit register

multi-bit register

## Designed to:

"Store" / "remember" / "maintain" / "persist" a value , until... "Instructed" to "load", and then "store", another value.


Data Flip Flop (aka latch)
The most elementary sequential gate: Outputs the input in the previous time-step


## DFF

## Data Flip Flop (aka latch)

The most elementary sequential gate: Outputs the input in the


DFF

## Data Flip Flop (aka latch)

The most elementary sequential gate: Outputs the input in the previous time-step


## Data Flip Flop (aka latch)

The most elementary sequentia gate: Outputs the input in the previous time-step

## DFF


out $(t)=\operatorname{in}(t-1)$


1-bit register


Implementation tip:
Follow the chip diagram

## 16-bit register



Partial diagram, showing some of
the chip-parts, without connections
Implementation tip:
Follow the chip diagram

## Counter

Later in the course, we will see that the computer must keep track of which instruction should be fetched and executed next
This task is regulated by a register typically called Program counter
We'll use the pc to store the address of the instruction that should be fetched and executed next
The PC should support three abstractions:


Next: fetch the next instruction

Goto: fetch instruction $n$

## PC++

PC $=n$

## Counter


if $\operatorname{reset}(t) \quad$ out $(t+1)=0$ else if $\operatorname{load}(t)$ out $(t+1)=\operatorname{in}(t)$
else if $\operatorname{inc}(t)$

Usage: To read:

## To reset:

assert reset,
set the other control bits to 0

## To count:

assert inc,
set the other control bits to 0
out $(t+1)=\operatorname{out}(t)+1$
out $(t+1)=\operatorname{out}(t)$
probe out
To set:
set in to $v$,
assert load,
set the other control bits to 0
,


Implementation tip: Can be built from a Register, an Incrementer, and Mux's

8-register RAM: abstraction


## Given:

- All the chips built in projects 1 and 2
- Data Flip-Flop (built-in DFF gate)

Build the following chips
$\checkmark$ Bit
$\sqrt{\text { Register }}$
$\checkmark \mathrm{PC}$
RAn8

- RAM64
- RAM512
ramak
- RAM16K

8-register RAM: implementation


Partial diagram, showing some of the chip-parts, without connections
Implementation tip:
Follow the chip diagram

## Project 3

## Given:

- All the chips built in projects 1 and 2
- Data Flip-Flop (built-in dff gate)

Build the following chips
$\sqrt{ }$ Bit
$\checkmark$ Register
$\sqrt{\text { PC }}$
$\sqrt{ }$ Ram8

- ram64
- RAM512 A family of RAM chips
- ram4k
- Ram16K


> | RAM $n$. hdl |
| :--- |
| /* |
| Let M stand for the state of the register |
| selected by address. $\quad$ if load $(\mathrm{t}-1)$ then $\{\mathrm{M}=\operatorname{in}(\mathrm{t}), \operatorname{out}(\mathrm{t})=\mathrm{M}\}$ |
| out $(\mathrm{t})=\mathrm{M}$ |
| */ |
| CHIP RAMn $\{$ |
| IN in 116$],$ load, address $[k] ;$ |
| OUT out $[16]$; |
| PARTS: |
| // Put your code here: |

N-Register RAM


Implementation tips

- Think about the ram's address input as consisting of two fields:
- One field selects a ram-part;
- The other field selects a registe within that ram-part

| chip name | $n$ |  |
| :---: | ---: | ---: |
| RAM8 | 8 | 3 |
| RAM64 | 64 | 6 |
| RAM512 | 512 | 9 |
| RAM4K | 4096 | 12 |
| RAM16K | 16384 | 14 |

Use logic gates to effect this
 addressing scheme.

