Sequential Logic

Introduction to Computer Yung-Yu Chuang

nith slides by Sedgenick & Wayne (introcs.cs.princeton.edu), Nisan & Schocken (www.nand2tetris.org) and Harris & Harris (DDCA)

Time-independent Logic

So far we ignored *time*

The chip's inputs were just "sitting there" - fixed and unchanging

The chip's output was a function ("combination") of the current inputs, and the current inputs only

This style of gate logic is sometimes called:

- time-independent logic
- combinational logic
- All the chips that we discussed and developed so far were combinational



Logic gates

<u>Model</u>: And, Or, Not, ... Simple, and powerful: Logic gates can realize any Boolean function, and can be combined to form powerful chips, like an ALU But, as a *general model of computation*, logic gates fall short

Limitations

Logic gates cannot store information (bits) over time Feedback loops are not allowed: A chip's output cannot serve as its input

Logic gates can handle only inputs of a fixed size.

For example, we can build an Or3 gate, and an Or4 gate, and so on, but we cannot build a single gate that computes Or for any given number of inputs

Extension

Allow logic gates to be sensitive to the progression of time.

Combinational vs. Sequential Circuits

Combinational circuits.

- Output determined solely by inputs.
- Can draw with no loops.
- Ex: majority, adder, ALU.

Sequential circuits.

- Output determined by inputs and previous outputs.
- Ex: memory, program counter, CPU.





Combinational vs. Sequential Circuits

Combinational circuits.

- Basic abstraction = switch.
- In principle, can build TOY computer with a combinational circuit.
 - 255 \times 16 $\,$ = 4,080 inputs $\,$ $\Rightarrow\,$ 24080 rows in truth table!
 - no simple pattern
 - each circuit element used at most once

Sequential circuits. Reuse circuit elements by storing bits in "memory."



Representing time



Time

Software needs:

- The hardware must be able to remember things, over time:
- The hardware must be able to do things, one at a time (sequentially):

Hardware needs:

• The hardware must handle the physical time delays associated with computing and moving data from one chip to another.



Example (variables):

Example (iteration):

print(i)

for i in range(0, 10):

x = 17

Representing time



Chip behavior over time (example: Not gate)



Chip behavior over time (example: Not gate)



Chip behavior over time (example: Not gate)



Chip behavior over time (example: Not gate)



Influenced by physical time delays

9

Chip behavior over time (example: Not gate)



Clock

Fetch

15

Clock.

- · Fundamental abstraction: regular on-off pulse.
 - -on: fetch phase
 - -off: execute phase
- External analog device.
- Synchronizes operations of different circuit elements.
- Requirement: clock cycle longer than max switching time.



Chip behavior over time (example: Not gate)



Resulting effect:

Combinational chips react "immediately" to their inputs Facilitated by the decision to track changes only at cycle ends

How much does it Hert?

Frequency is inverse of cycle time.

- Frequency of 1 Hz (Hertz) means that there is 1 cycle per second.
 - 1 kilohertz (kHz) means 1000 cycles/sec.
 - 1 megahertz (MHz) means 1 million cycles/sec.
 - 1 gigahertz (GHz) means 1 billion cycles/sec.
 - 1 terahertz (THz) means 1 trillion cycles/sec.

Physical clock

 An oscillator is used to deliver an ongoing train of "tick/tock" signals



Heinrich Rudolf Hertz (1857-1894)



"1 MHz electronic oscillator circuit which uses the resonant properties of an internal quartz crystal to control the frequency. Provides the clock signal for digital devices such as computers." (Wikipedia)

Flip-Flop

Flip-flop

- A small and useful sequential circuit
- . Abstraction that remembers one bit
- Basis of important computer components for
 - register
 - memory
 - counter
- . There are several flavors

S-R flip flop

SR Flip-Flop.

. S=R=0

- S = 1, R = 0 (set) \Rightarrow Flips "bit" on.
- S = 0, R = 1 (reset) \Rightarrow Flops "bit" off.
 - ⇒ Status quo.
- $S = R = 1 \implies Not allowed.$

R	S	Q
0	0	
0	1	
1	0	
1	1	



Implementation

.

Relay-based flip-flop

Ex. Simplest feedback loop.

- Two relays A and B, both connected to power, each blocked by the other.
- State determined by whichever switches first. The state is latched.
- Stable.



SR Flip-Flop.

- S = 1, R = 0 (set)
- S = 0, R = 1 (reset)
- S = R = 0
- S = R = 1
- ⇒ Flops "bit" off.⇒ Status quo.

 \Rightarrow Flips "bit" on.

S-R flip flop

 \Rightarrow Not allowed.

R	S	Q
0	0	
0	1	
1	0	
1	1	

17

19

Q=S+RQ

SR Flip Flop

SR flip flop. Two cross-coupled NOR gates.



1 0 1 1

0

Truth Table and Timing Diagram

Trut	h ta	ble	2.	
Mal				

- Values vary over time.
- S(t), R(t), Q(t) denote value at time t.

SR Flip Flop Truth Table				
S(†)	R(†)	Q(†)	Q(†+ε)	
0	0	0	0	
0	0	1	1	
0	1	0	0	
0	1	1	0	
1	0	0	1	
1	0	1	1	
1	1	0		
1	1	1		

Sample timing diagram for SR flip-flop.



Flip-Flop

Flip-flop.

- A way to control the feedback loop.
- . Abstraction that "remembers" one bit.
- Basic building block for memory and registers.



Caveat. Need to deal with switching delay.

Clock

Clock.

- Fundamental abstraction: regular on-off pulse.
 - on: fetch phase
 - off: execute phase
- External analog device.
- . Synchronizes operations of different circuit elements.
- Requirement: clock cycle longer than max switching time.



21

22

Fetch

Clocked S-R flip-flop

Clocked SR Flip-Flop.

. Same as SR flip-flop except S and R only active when clock is 1.



ci ______

25

Stand-Alone Register

k-bit register.

- Stores k bits.
- . Register contents always available on output.
- If write enable is asserted, k input bits get copied into register.

Ex: Program Counter, 16 TOY registers, 256 TOY memory locations.



16-bit Register Interface



16-bit Register Implementation

Clocked D flip-flop

Clocked D Flip-Flop.

- . Output follows D input while clock is 1.
- . Output is remembered while clock is 0.





Register file interface

n x k register file.

- Bank of n registers; each stores k bits.
- . Read and write information to one of n registers.
 - log₂ n address inputs specifies which one
- . Addressed bits always appear on output.
- If write enable and clock are asserted, k input bits are copied into addressed register.

Examples.

- TOY registers: n = 16, k = 16.
- TOY main memory: n = 256, k = 16.
- Real computer: n = 256 million, k = 32.
 - 1 GB memory
 - 1 byte = 8 bits



256 x 16 Register File Interface

Register file implementation

Implementation example: TOY main memory.

- . Use 256 16-bit registers.
- . Multiplexer and decoder are combinational circuits.



Multiplexer When s=0, return x; otherwise, return y. Example: $(Y \land S) \lor (X \land \neg S)$



Two-input multiplexer

X	Y	S	$\mathbf{Y}\wedge\mathbf{S}$	¬s	X∧¬S	$(Y \land S) \lor (X \land \neg S)$
F	F	F	F	Т	F	F
F	Т	F	F	Т	F	F
Т	F	F	F	Т	Т	Т
Т	Т	F	F	Т	Т	Т
F	F	Т	F	F	F	F
F	Т	Т	Т	F	F	Т
Т	F	Т	F	F	F	F
Т	Т	Т	Т	F	F	Т





29

31





8-to-1 Multiplexer

2^N-to-1 multiplexer

- N select inputs, 2^N data inputs, 1 output
- Copies "selected" data input bit to output



4-Wide 2-to-1 Multiplexer Goal: select from one of two 4-bit buses



Interface

8-to-1 Multiplexer

2^N-to-1 multiplexer

- N select inputs, 2^N data inputs, 1 output
- Copies "selected" data input bit to output





8-to-1 Mux Interface

8-to-1 Mux Implementation

4-Wide 2-to-1 Multiplexer

Goal: select from one of two 4-bit buses

. Implemented by layering 4 2-to-1 multiplexer





Implementation

k-Wide n-to-1 Multiplexer

Goal: select from one of n k-bit buses

. Implemented by layering k n-to-1 multiplexer



Interface

Register file implementation

Implementation example: TOY main memory.

- . Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.



Memory Overview

Computers and TOY have several memory components.

- Program counter.
- Registers.
- Main memory.

Implementation. Use one flip-flop for each bit of memory.

Access. Memory components have different access mechanisms.

TOY has 16 bit words, 8 bit memory addresses, and 4 bit register names.

Organization. Need mechanism to manipulate groups of related bits.

Register Bit





37

Register Bit

Register bit. Extend a flip-flop to allow easy access to values.



Memory Bit: Switch Level Implementation

Memory bit. Extend a flip-flop to allow easy access to values.



Memory Bit: Interface





Processor Register

Processor register.

- . Stores k bits.
- . Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



Memory Bank

Memory bank.

- Bank of n registers; each stores k bits.
- . Read and write information to one of n registers.
- . Address inputs specify which one logen address bits needed
- Addressed bits always appear on output.
- If write enabled, k input bits are copied into addressed register.

Ex 1. TOY main memory. 256-by-16 memory bank.

Ex 2. TOY registers.

- . 16-by-16 memory bank.
- . Two output buses.

2-bit address

Ξ	6 bit output bus

Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



Memory: Interface



6-bit input bus

Memory: Component Level Implementation



TOY sequential circuits

Sequential circuits add "state" to digital hardware.

- Flip-flop. . TOY word.
- [represents 1 bit] [16 flip-flops]

49

51

. TOY registers.

• TOY main memory.

[16 words] [256 words]

Modern technologies for registers and main memory are différent.

- Few registers, easily accessible, high cost per bit.
 Huge main memories, less accessible, low cost per bit.
- . Drastic evolution of technology over time.

Next. Build a complete TOY computer.

Memory: Switch Level Implementation



Project 3



Project 3

Registers

Given:

- All the chips built in projects 1 and 2
- Data Flip-Flop (built-in DFF gate)

Build:

- Bit
- Register
- PC
- RAM8
- RAM64
- RAM512
- RAM4K
- RAM16K



Designed to:

"Store" / "remember" / "maintain" / "persist" a value , until... "Instructed" to "load", and then "store", another value.



DFF



Memory hierarchy



53

DFF





DFF



1-bit register



57

16-bit register

Counter



Counter



 $\begin{array}{ll} \text{if } \operatorname{reset}(t) & \operatorname{out}(t+1) = 0 \\ \text{else if } \operatorname{load}(t) & \operatorname{out}(t+1) = \operatorname{in}(t) \\ \text{else if } \operatorname{inc}(t) & \operatorname{out}(t+1) = \operatorname{out}(t) + 1 \\ \text{else} & \operatorname{out}(t+1) = \operatorname{out}(t) \end{array}$

Later in the course, we will see that the computer must keep track of which instruction should be fetched and executed next This task is regulated by a register typically called Program Counter We'll use the PC to store the address of the instruction that should be fetched and executed next The PC should support three abstractions:

Reset: fetch the first instruction



Counter



Usage: To read:

probe out

To set: set in to v, assert load, set the other control bits to 0

To reset:

assert reset, set the other control bits to 0

To count:

assert inc, set the other control bits to 0

61

16-bit counter

Project 3



Implementation tip: Can be built from a Register, an Incrementer, and Mux's

Given:

- All the chips built in projects 1 and 2
- Data Flip-Flop (built-in DFF gate)

Build the following chips



8-register RAM: abstraction



8-register RAM: implementation



Partial diagram, showing some of the chip-parts, without connections

<u>Implementation tip:</u> Follow the chip diagram

65

Project 3

N-Register RAM

/





70

RAM4K • RAM16K

• RAM512

🖌 РС

N-Register RAM

A family of RAM chips

