Sequential Logic

Introduction to Computer Yung-Yu Chuang

with slides by Sedgewick & Wayne (introcs.cs.princeton.edu), Nisan & Schocken (www.nand2tetris.org) and Harris & Harris (DDCA)

Combinational vs. Sequential Circuits

Combinational circuits.

- · Output determined solely by inputs.
- Can draw with no loops.
- Ex: majority, adder, ALU.

Sequential circuits.

- Output determined by inputs and previous outputs.
- Ex: memory', program counter, CPU.





3

Review of Combinational Circuits

Combinational circuits.

- Basic abstraction = switch.
- In principle, can build TOY computer with a combinational circuit.
 - 255 \times 16 $\,$ = 4,080 inputs $\,\Rightarrow\,$ 2^{4080} rows in truth table!
 - no simple pattern
 - each circuit element used at most once

Sequential circuits. Reuse circuit elements by storing bits in "memory."



2

Flip-Flop

Flip-flop

- . A small and useful sequential circuit
- . Abstraction that remembers one bit
- . Basis of important computer components for
 - register
 - memory
 - counter
- . There are several flavors



Truth Table and Timing Diagram



Clock

Clock.

- Fundamental abstraction: regular on-off pulse. -on: fetch phase
- off: execute phase
- External analog device.
- · Synchronizes operations of different circuit elements.
- Requirement: clock cycle longer than max switching time.



How much does it Hert?

Frequency is inverse of cycle time. • Expressed in hertz.

- Frequency of 1 Hz means that there is 1 cycle per second.
 - 1 kilohertz (kHz) means 1000 cycles/sec.
 - 1 megahertz (MHz) means 1 million cycles/sec.
 - 1 gigahertz (GHz) means 1 billion cycles/sec.
 - 1 terahertz (THz) means 1 trillion cycles/sec.



Heinrich Rudolf Hertz (1857-1894)

11

Clocked S-R flip-flop

Clocked SR Flip-Flop.





Implementation





10

Clocked D flip-flop

Clocked D Flip-Flop.

- Output follows D input while clock is 1.
- Output is remembered while clock is 0.



Implementation

Interface



Stand-Alone Register

k-bit register.

- Stores k bits.
- Register contents always available on output.
- If write enable is asserted, k input bits get copied into register.

Ex: Program Counter, 16 TOY registers, 256 TOY memory locations.





16-bit Register Interface

16-bit Register Implementation

14

16

Register file interface

n x k register file.

- Bank of n registers; each stores k bits.
- Read and write information to one of n registers.
 log₂ n address inputs specifies which one
- Addressed bits always appear on output.
- If write enable and clock are asserted, k input bits are copied into addressed register.

Examples.

- TOY registers: n = 16, k = 16.
- TOY main memory: n = 256, k = 16.
- Real computer: n = 256 million, k = 32.
 - 1 GB memory
 - 1 byte = 8 bits



256 x 16 Register File Interface

Register file implementation

Implementation example: TOY main memory.

- . Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.



15

13





Register file implementation

Implementation example: TOY main memory.

- Use 256 16-bit registers.
- Multiplexer and decoder are combinational circuits.



Memory Overview

Computers and TOY have several memory components.

- Program counter.
- Registers.
- Main memory.

Implementation. Use one flip-flop for each bit of memory.

Access. Memory components have different access mechanisms.

TOY has 16 bit words, 8 bit memory addresses, and 4 bit register names.

26

28

Organization. Need mechanism to manipulate groups of related bits.

Register Bit Register bit. Extend a flip-flop to allow easy access to values.



27

Register Bit

Register bit. Extend a flip-flop to allow easy access to values.



Memory Bit: Interface



Memory Bit: Switch Level Implementation

Memory bit. Extend a flip-flop to allow easy access to values.



Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



31

Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



Processor Register

Processor register.

- Stores k bits.
- Register contents always available on output bus.
- If enable write is asserted, k input bits get copied into register.

Ex 1. TOY program counter (PC) holds 8-bit address. Ex 2. TOY instruction register (IR) holds 16-bit current instruction.



Memory: Interface



Memory Bank

Memory bank.

- Bank of n registers; each stores k bits.
- . Read and write information to one of n registers.
- . Address inputs specify which one log_n address bits needed
- Addressed bits always appear on output.
- If write enabled, k input bits are copied into addressed register.



Memory: Component Level Implementation



Memory: Switch Level Implementation



Summary

Sequential circuits add "state" to digital hardware.

• Flip-flop.

37

- [represents 1 bit] [16 flip-flops]
- TOY word.TOY registers.
- [16 words]
- egisters. [10
- TOY main memory. [256 words]

Modern technologies for registers and main memory are different.

- Few registers, easily accessible, high cost per bit.
- Huge main memories, less accessible, low cost per bit.
- Drastic evolution of technology over time.

Next. Build a complete TOY computer.



 In our jargon, a clock cycle = tick-phase (low), followed by a tock-phase (high)

- In real hardware, the clock is implemented by an oscillator
- In our hardware simulator, clock cycles can be simulated either
- · Manually, by the user, or
- "Automatically," by a test script.



38

out(t) = in(t-1)

A fundamental state-keeping device For now, let us not worry about the DFF *implementation* Memory devices are made from numerous flip-flops, all regulated by the same master clock signal Notational convention:







Recap: Sequential VS combinational logic





- During a tick-tock cycle, the internal states of all the clocked chips are allowed to change, but their outputs are "latched"
- At the beginning of the next cycle, the outputs of all the clocked chips in the architecture commit to the new values.



Implications:

- Challenge: propagation delays
- Solution: clock synchronization
- Cycle length and processing speed.

Perspective

All the memory units described in this lecture are standard

Typical memory hierarchy

- SRAM ("static"), typically used for the cache
- DRAM ("dynamic"), typically used for main memory
- Disk

(Elaborate caching / paging algorithms)

- A Flip-flop can be built from Nand gates
- But ... real memory units are highly optimized, using a great variety of storage technologies.

