Computer Architecture




Building a Modern Computer From First Principles www.nand2tetris.org

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 1


Von Neumann machine (circa 1940)



Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 2

Processing logic: fetch-execute cycle



Executing the *current instruction* involves one or more of the following micro-tasks:

- \Box Have the ALU compute some function out = f (register values)
- □ Write the ALU output to selected registers
- As a side-effect of this computation, figure out which instruction to fetch and execute next.

The Hack chip-set and hardware platform

Computer Architecture Elementary logic gates Combinational chips Sequential chips HalfAdder DFF Memory Nand CPU FullAdder Not Bit Computer And Add16 Register • Or ■ Inc16 RAM8 this lecture ALU RAM64 Xor RAM512 Mux done RAM4K Dmux Not16 RAM16K • PC And16 Or16 Mux16 done ■ Or8Way Mux4Way16

Mux8Way16

DMux4Way

DMux8Way

The Hack computer

- A 16-bit Von Neumann platform
- The *instruction memory* and the *data memory* are physically separate
- Screen: 512 rows by 256 columns, black and white
- Keyboard: standard
- Designed to execute programs written in the Hack machine language
- Can be easily built from the chip-set that we built so far in the course

Main parts of the Hack computer:

- □ Instruction memory (ROM)
- Memory (RAM):
 - Data memory
 - Screen (memory map)
 - Keyboard (memory map)
- □ CPU
- Computer (the logic that holds everything together).

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 5

Lecture / construction plan




- Instruction memory
- Memory:
 - Data memory
 - □ Screen
 - Keyboard
- CPU
- Computer

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 6

Instruction memory



Function:

- The ROM is pre-loaded with a program written in the Hack machine language
- The ROM chip always emits a 16-bit number:

out = ROM32K[address]

■ This number is interpreted as the *current instruction*.

Data memory

Low-level (hardware) read/write logic:

To read RAM[k]: set address to k, probe out

To write RAM[k]=x: set address to k, set in to x,

set load to 1, run the clock

in out RAM16K address 15

load

High-level (OS) read/write logic:

To read RAM[k]: use the OS command out = peek(k)

To write RAM[k]=x: use the OS command poke(k,x)

peek and poke are OS commands whose implementation should effect the same behavior as the low-level commands

More about peek and poke this later in the course, when we'll write the OS.

Lecture / construction plan

✓ ■ Instruction memory

■ Memory:

✓ □ Data memory

\Rightarrow 🛮 Screen

Keyboard


■ CPU

■ Computer

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 9

Screen



The Screen chip has a basic RAM chip functionality:

- read logic: out = Screen[address]
- □ write logic: if load then Screen[address] = in

Side effect:

Continuously refreshes a 256 by 512 black-and-white screen device

Simulated screen:

The simulated 256 by 512 B&W screen

When loaded into the hardware simulator, the built-in Screen.hdl chip opens up a screen window; the simulator then refreshes this window from the screen memory map several times each second.


Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 10

Screen memory map

In the Hack platform, the screen is implemented as an 8K 16-bit RAM chip.





How to set the (row, col) pixel of the screen to black or to white:

□ Low-level (machine language): Set the col%16 bit of the word found at Screen[row*32+col/16] to 1 or to 0 (col/16 is integer division)

□ High-level: Use the OS command drawPixel(row,col)
(effects the same operation, discussed later in the course, when we'll write the OS).

Keyboard



Keyboard chip: a single 16-bit register


Input: scan-code (16-bit value) of the currently pressed key, or 0 if no key is pressed

Output: same

Special keys:

Key pressed	Keyboard output	Key pressed	Keyboard output		
newline	128	end	135		
backspace	129	page up	136		
left arrow	130	page down	137		
up arrow	131	insert	138		
right arrow	132	delete	139		
down arrow	133	esc	140		
home	134	f1-f12	141-152		

Simulated keyboard:




The keyboard is implemented as a built-in Keyboard.hdl Chip. When this java chip is loaded into the simulator, it connects to the regular keyboard and pipes the scan-code of the currently pressed key to the keyboard memory map.

How to read the keyboard:

- □ Low-level (hardware): probe the contents of the Keyboard chip
- High-level: use the OS command keyPressed()
 (effects the same operation, discussed later in the course, when we'll write the OS).

Lecture / construction plan




Computer

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 13

Memory: conceptual / programmer's view




Using the memory:

- To record or recall values (e.g. variables, objects, arrays), use the first 16K words of the memory
- □ To write to the screen (or read the screen), use the next 8K words of the memory
- □ To read which key is currently pressed, use the next word of the memory.

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 14


Memory: physical implementation




Access logic:

- □ Access to any address from 0 to 16,383 results in accessing the RAM16K chip-part
- □ Access to any address from 16,384 to 24,575 results in accessing the Screen chip-part
- □ Access to address 24,576 results in accessing the keyboard chip-part
- Access to any other address is invalid.

Lecture / construction plan



CPU



<u>CPU internal components</u> (invisible in this chip diagram): ALU and 3 registers: A, D, PC

CPU execute logic:


The CPU executes the instruction according to the Hack language specification:

- □ The D and A values, if they appear in the instruction, are read from (or written to) the respective CPU-resident registers
- \Box The M value, if there is one in the instruction's RHS, is read from inM
- If the instruction's LHS includes M, then the ALU output is placed in outM, the value of the CPU-resident A register is placed in addressM, and writeM is asserted.

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 17

CPU



CPU internal components (invisible in this chip diagram): ALU and 3 registers: A, D, PC

CPU fetch logic:

CPU implementation

Recall that:

- 1. the instruction may include a jump directive (expressed as non-zero jump bits)
- 2. the ALU emits two control bits, indicating if the ALU output is zero or less than zero

If reset==0: the CPU uses this information (the jump bits and the ALU control bits) as follows:

If there should be a jump, the PC is set to the value of A; else, PC is set to PC+1

<u>If reset==1:</u> the PC is set to 0. (restarting the computer)

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture


dest = comp; jump

slide 18

dest

1 1 1 a c1 c2 c3 c4 c5 c6 d1 d2 d3 j1 j2 j3

The C-instruction revisited



(when a=0)	I						(when a=1)	d1	d2	dЗ	Mnemonic	Destination	ı (where to sto	re the computed value)	
` ′	1 c1 c2 c3 c4 c5 c6 l		comp	0 0 0 null			null	The value is not stored anywhere							
0	1	0	1	0	1	0		0	0	1	м	Memory[A] (memory register addressed by A)			
1	1	1	1	1	1	1		0	1	0	D	Dregister			
-1	1	1	1	0	1	0			1	1	MD	Memory[A] and D register			
D	0	0	1	1	0	0									
A	1	1	0	0	0	0	м	1	0	0	A	A register			
! D	0	0	1	1	0	1		1	0	1	AM	A register and Memory[A]			
! A	1	1	0	0	0	1	! M	1	1	0	AD	A register a	A register and D register		
-D	0	0	1	1	1	1		1	1	1	AMD	A register, Memory[A], and D register			
-A	1	1	0	0	1	1	-M								
D+1	0	1	1	1	1	1		j1 (out <0)			j2	j 3	Mnemonic	Effect	
A+1	1	1	0	1	1	1	M+1			(0)	(out = 0)	(out > 0)			
D-1	0	0	1	1	1	0			0		0	0	null	No jump	
A-1	1	1	0	0	1	0	M-1		0		0	1	JGT	If $out > 0$ jump	
D+A	0	0	0	0	1	0	D+M		0		1	0	JEQ	If $out = 0$ jump	
D-A	0	1	0	0	1	1	D-M		0		1	1	JGE	If $out \ge 0$ jump	
A-D		0	0	1	1	1	M-D		1		0	0	JLT	If $out < 0$ jump	
DeA	0	0	0	0	0	0	Dem		1		0	1	JNE	If $out \neq 0$ jump	
DIA	0	1	0	1	0	1	DIM		1		1	0	JLE	If $out \le 0$ jump	
212	1 -							l	1		1	1	JMP	Jump	

Lecture / construction plan

✓ ■ Instruction memory

✓ ■ Memory:

□ Data memory

Screen

Keyboard


✓ ■ CPU

Computer

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 21

Computer-on-a-chip interface



Chip Name: Computer // Topmost chip in the Hack platform

Input: reset

Function: When reset is 0, the program stored in the computer's ROM executes. When reset is 1, the execution of the program restarts. Thus, to start

execution of the program restarts. Thus, to start a program's execution, reset must be pushed "up" (1)

and "down" (0).


From this point onward the user is at the mercy of the software. In particular, depending on the program's code, the screen may show some output and the user may be able to interact with the computer

via the keyboard.

Elements of Computing Systems, Nisan & Schocken, MIT Press, www.nand2tetris.org, Chapter 5: Computer Architecture

slide 22

Computer-on-a-chip implementation



Perspective: from here to a "real" computer

- Caching
- More I/O units
- Special-purpose processors (I/O, graphics, communications, ...)
- Multi-core / parallelism
- Efficiency
- Energy consumption considerations
- And more ...