

# Computer Architecture



Building a Modern Computer From First Principles

www.nand2tetris.org


# Von Neumann machine (circa 1940)



John Von Neumann (and others) ... made it possible

Andy Grove (and others) ... made it small and fast.


# Processing logic: fetch-execute cycle



Executing the *current instruction* involves one or more of the following micro-tasks:

- $\Box$  Have the ALU compute some function out = f (register values)
- □ Write the ALU output to selected registers
- As a side-effect of this computation, figure out which instruction to fetch and execute next.

### The Hack chip-set and hardware platform



### The Hack computer

- A 16-bit Von Neumann platform
- The instruction memory and the data memory are physically separate
- Screen: 512 rows by 256 columns, black and white
- Keyboard: standard
- Designed to execute programs written in the Hack machine language
- Can be easily built from the chip-set that we built so far in the course


#### Main parts of the Hack computer:

- □ Instruction memory (ROM)
- □ Memory (RAM):
  - Data memory
  - Screen (memory map)
  - Keyboard (memory map)
- □ CPU
- Computer (the logic that holds everything together).



- Memory:
  - Data memory
  - Screen
  - Keyboard
- CPU
- Computer

## Instruction memory




#### Function:

- The ROM is pre-loaded with a program written in the Hack machine language
- The ROM chip always emits a 16-bit number:

out = ROM32K[address]

• This number is interpreted as the *current instruction*.

#### Data memory




To read RAM[k]: use the OS command out = peek(k)


To write RAM[k]=x: use the OS command poke(k,x)

peek and poke are OS commands whose implementation should effect the same behavior as the low-level commands

More about peek and poke this later in the course, when we'll write the OS.



## Screen




The Screen chip has a basic RAM chip functionality:

- read logic: out = Screen[address]
- □ write logic: if load then Screen[address] = in

#### Side effect:

Continuously refreshes a 256 by 512 black-and-white screen device


#### Simulated screen:





map several times each

second

### Screen memory map








How to set the (row, col) pixel of the screen to black or to white:

- Low-level (machine language): Set the co1%16 bit of the word found at Screen[row\*32+co1/16] to 1 or to 0 (co1/16 is integer division)
- High-level: Use the OS command drawPixel(row, col) (effects the same operation, discussed later in the course, when we'll write the OS).


# **Keyboard**




#### How to read the keyboard:


- □ Low-level (hardware): probe the contents of the Keyboard chip
- High-level: use the OS command keyPressed()

(effects the same operation, discussed later in the course, when we'll write the OS).



The keyboard is implemented as a built-in Keyboard.hdl chip. When this java chip is loaded into the simulator, it connects to the regular keyboard and pipes the scan-code of the currently pressed key to the keyboard memory map.






#### Using the memory:


- To record or recall values (e.g. variables, objects, arrays), use the first 16K words of the memory
- □ To write to the screen (or read the screen), use the next 8K words of the memory
- □ To read which key is currently pressed, use the next word of the memory.


#### Memory: physical implementation



#### Access logic:

- □ Access to any address from 0 to 16,383 results in accessing the RAM16K chip-part
- Access to any address from 16,384 to 24,575 results in accessing the Screen chip-part
- Access to address 24,576 results in accessing the keyboard chip-part
- Access to any other address is invalid.






<u>CPU internal components (invisible in this chip diagram)</u>: ALU and 3 registers: A, D, PC

#### CPU execute logic:

The CPU executes the instruction according to the Hack language specification:

- The D and A values, if they appear in the instruction, are read from (or written to) the respective CPU-resident registers
- □ The M value, if there is one in the instruction's RHS, is read from inM
- If the instruction's LHS includes M, then the ALU output is placed in outM, the value of the CPU-resident A register is placed in addressM, and writeM is asserted.



<u>CPU internal components (invisible in this chip diagram)</u>: ALU and 3 registers: A, D, PC

#### CPU fetch logic:

Recall that:

1. the instruction may include a jump directive (expressed as non-zero jump bits)

2. the ALU emits two control bits, indicating if the ALU output is zero or less than zero


<u>If reset==0:</u> the CPU uses this information (the jump bits and the ALU control bits) as follows:

If there should be a jump, the PC is set to the value of A; else, PC is set to PC+1 If reset==1: the PC is set to 0. (restarting the computer)


dest = comp;		comp								dest			jump			
binary:	1	1	1	а	c1	c 2	с3	с4	c 5	сб	d1	d 2	d3	j1	j2	j3

(when a=0)	when a=0)		-	(when a=1)	d1	d2	d3	Mnemonic	Destination	ı (where to sto	re the computed value)					
comp	c1	c2	с3	с4	с5	с6	comp	0	Ο	0	null	The value is	s not stored an	ywhere		
0	1	0	1	0	1	0		0	Ο	1	м	Memory[A] (memory register addressed by A)				
1	1	1	1	1	1	1		Ο	1	ο	D	Dregister				
-1	1	1	1	0	1	0		ο	1	1	MD	Memory[A] and D register				
D	0	Ο	1	1	Ο	Ο			0	0	A					
A	1	1	0	0	0	0	м	1	U	0		A register				
! D	O	Ο	1	1	0	1		1	Ο	1	AM	A register and Memory[A]				
! A !	1	1	0	0	0	1	! M	1	1	Ο	AD	A register and D register				
-D	O	ο	1	1	1	1		1	1	1	AMD	A register, Memory[A], and D register				
-A	1	1	0	0	1	1	- M				I	1 –				
D+1	o	1	1	1	1	1			j1		j2	j3	Mnemonic	Effect		
A+1	1	1	0	1	1	1	M+1	( <i>out</i> <0		0)	(out = 0)	(out > 0)				
D-1	o	ο	1	1	1	0			0		Ο	Ο	null	No jump		
A-1	1	1	ο	ο	1	ο	M-1		0		0	1	JGT	If <i>out</i> > 0 jump		
D+A	o	ο	ο	ο	1	ο	D+M		0		1	Ο	JEQ	If $out = 0$ jump		
D-A	o	1	0	ο	1	1	D-M		0		1	1	JGE	If <i>out</i> ≥0 jump		
A-D	ο	ο	0	1	1	1	M-D		1		Ο	Ο	JLT	If <i>out</i> <0 jump		
DEA	ο	ο	0	ο	ο	ο	DeM		1		0	1	JNE	If <i>out</i> ≠ 0 jump		
DIA	0	1	0	1	0	1	DIM		1		1	Ο	JLE	If <i>out</i> ≤0 jump		
- ,	-	-	-	-	-	-	-		1		1	1	JMP	Jump		


Elements of Computing Systems, Nisan & Schocken, MIT Press, <u>www.nand2tetris.org</u>, Chapter 5: Computer Architecture



Elements of Computing Systems, Nisan & Schocken, MIT Press, <u>www.nand2tetris.org</u>, Chapter 5: Computer Architecture



### Computer-on-a-chip interface




Chip Name: Computer // Topmost chip in the Hack platform

- Input: reset
- Function: When reset is 0, the program stored in the computer's ROM executes. When reset is 1, the execution of the program restarts. Thus, to start a program's execution, reset must be pushed "up" (1) and "down" (0).

From this point onward the user is at the mercy of the software. In particular, depending on the program's code, the screen may show some output and the user may be able to interact with the computer via the keyboard.

## Computer-on-a-chip implementation



#### Perspective: from here to a "real" computer

- Caching
- More I/O units
- Special-purpose processors (I/O, graphics, communications, ...)
- Multi-core / parallelism
- Efficiency
- Energy consumption considerations
- And more ...