Advanced Architecture

Basic architecture


Yung-Yu Chuang

with slides by S. Dandamudi, Peng-Sheng Chen, Kip Irvine, Robert Sedgwick and Kevin Wayne

Basic microcomputer design




- clock synchronizes CPU operations
- control unit (CU) coordinates sequence of execution steps
- ALU performs arithmetic and logic operations



Basic microcomputer design




- The memory storage unit holds instructions and data for a running program
- A bus is a group of wires that transfer data from one part to another (data, address, control)



Clock




- synchronizes all CPU and BUS operations
- machine (clock) cycle measures time of a single operation
- · clock is used to trigger events



- Basic unit of time, 1GHz \rightarrow clock cycle=1ns
- An instruction could take multiple cycles to complete, e.g. multiply in 8088 takes 50 cycles

Pipeline






Multi-stage pipeline



- Pipelining makes it possible for processor to execute instructions in parallel
- Instruction execution divided into discrete stages

Example of a nonpipelined processor. For example, 80386. Many wasted cycles.



Pipelined execution



• More efficient use of cycles, greater throughput of instructions: (80486 started to use pipelining)




For *k* stages and *n* instructions, the number of required cycles is:


k + (n - 1)

compared to k*n

Pipelined execution



- Each buffer holds a single value
- Ideal scenario: equal work for each stage
 - Sometimes it is not possible
 - Slowest stage determines the flow rate in the entire pipeline



Pipelined execution



- Some reasons for unequal work stages
 - A complex step cannot be subdivided conveniently
 - An operation takes variable amount of time to execute, e.g. operand fetch time depends on where the operands are located
 - Registers
 - Cache
 - Memory
 - Complexity of operation depends on the type of operation
 - Add: may take one cycle
 - Multiply: may take several cycles


Pipelined execution



10

- Operand fetch of I2 takes three cycles
 - Pipeline stalls for two cycles
 - Caused by hazards
 - Pipeline stalls reduce overall throughput

 $Clock cycle \quad 1 \quad 2 \quad 3 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8 \quad 9$





Wasted cycles (pipelined)



• When one of the stages requires two or more clock cycles, clock cycles are again wasted.

		Stages exe					
		S1	S2	S3	S4	S5	S6
	1	I-1					
	2	I-2	I-1				
	3	I-3	I-2	I-1			
Cycles	4		I-3	I-2	I-1		
<u>v</u>	5			I-3	I-1		
Ú,	6				I-2	I-1	
	7				I-2		I-1
	8				I-3	I-2	
	9				I-3		I-2
	10					I-3	
	11						I-3

For *k* stages and *n* instructions, the number of required cycles is:

k + (2n - 1)

Pipeline stages




- Pentium 3: 10
- Pentium 4: 20~31
- Next-generation micro-architecture: 14
- ARM7: 3

Superscalar



A superscalar processor has multiple execution pipelines. In the following, note that Stage S4 has left and right pipelines (u and v).




For *k* states and *n* instructions, the number of required cycles is:

Pentium: 2 pipelines Pentium Pro: 3

Hazards



- Three types of hazards
 - Resource hazards
 - Occurs when two or more instructions use the same resource, also called *structural hazards*
 - Data hazards
 - Caused by data dependencies between instructions, e.g. result produced by I1 is read by I2
 - Control hazards
 - Default: sequential execution suits pipelining
 - Altering control flow (e.g., branching) causes problems, introducing control dependencies



Control hazards



- Braches alter control flow
 - Require special attention in pipelining
 - Need to throw away some instructions in the pipeline
 - Depends on when we know the branch is taken
 - Pipeline wastes three clock cycles
 - Called branch penalty
 - Reducing branch penalty
 - Determine branch decision early

Control hazards



- Delayed branch execution
 - Effectively reduces the branch penalty
 - We always fetch the instruction following the branch
 - Why throw it away?
 - Place a useful instruction to execute
 - This is called *delay slot*

add	R2,R3,R4	branch	target
branch	target	add	R2,R3,R4
sub	R5,R6,R7	sub	R5,R6,R7
• • •			

Branch prediction



- Three prediction strategies
 - Fixed
 - Prediction is fixed
 - Example: branch-never-taken
 - » Not proper for loop structures
 - Static
 - Strategy depends on the branch type
 - Conditional branch: always not taken
 - Loop: always taken
 - Dynamic
 - Takes run-time history to make more accurate predictions

Branch prediction



- Static prediction
 - Improves prediction accuracy over Fixed

Instruction type	Instruction	Prediction:	Correct
	Distribution	Branch	prediction
	(%)	taken?	(%)
Unconditional	70*0.4 = 28	Yes	28
branch			
Conditional	70*0.6 = 42	No	42*0.6 = 25.2
branch			
Loop	10	Yes	10*0.9 = 9
Call/return	20	Yes	20

Overall prediction accuracy = **82.2%**

Branch prediction



- Dynamic branch prediction
 - Uses runtime history
 - Takes the past *n* branch executions of the branch type and makes the prediction
 - Simple strategy
 - Prediction of the next branch is the **majority** of the previous *n* branch executions
 - Example: *n* = 3
 - If two or more of the last three branches were taken, the prediction is "branch taken"
 - Depending on the type of mix, we get more than 90% prediction accuracy




Impact of past *n* branches on prediction accuracy

	Type of mix							
n	Compiler	Business	Scientific					
0	64.1	64.4	70.4					
1	91.9	95.2	86.6					
2	93.3	96.5	90.8					
3	93.7	96.6	91.0					
4	94.5	96.8	91.8					
5	94.7	97.0	92.0					

Multitasking



- OS can run multiple programs at the same time.
- Multiple threads of execution within the same program.
- Scheduler utility assigns a given amount of CPU time to each running program.
- Rapid switching of tasks
 - gives illusion that all programs are running at once
 - the processor must support task switching
 - scheduling policy, round-robin, priority




							_				
	regi	isters									
		ocessor Unit PU)		Storage nit		O vice	l/ Dev	vice			
	ALU	CU clock						2			
		control	bus								
	ad	dress bus									
	Tran.	Access	s Nee	ds							
	per bit	time	refre	sh?	Cos	st		Ар	plica	ations	
SRAM	4 or 6	1X	No		100	x	са	ach	e m	emorie	es
DRAM	1	10X	Yes		1X		М	air	me	morie	s,

data bus

Cache

The CPU-Memory gap





Memory hierarchies

SRAM vs DRAM




frame buffers

- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
 - The gap between CPU and main memory speed is widening.
 - Well-written programs tend to exhibit good locality.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.



Memory system in practice



Cache memory




- High-speed expensive static RAM both inside and outside the CPU.
 - Level-1 cache: inside the CPU
 - Level-2 cache: outside the CPU
- Cache hit: when data to be read is already in cache memory
- Cache miss: when data to be read is not in cache memory. When? compulsory, capacity and conflict.
- Cache design: cache size, n-way, block size, replacement policy

Reading from memory




• Multiple machine cycles are required when reading from memory, because it responds much more slowly than the CPU (e.g.33 MHz). The wasted clock cycles are called wait states.




Caching in a memory hierarchy





General caching concepts





Program needs object d, which is stored in some block b.

Cache hit

- Program finds b in the cache at level k. E.g., block 14.

Cache miss

- b is not at level k, so level k cache must fetch it from level k+1. E.g., block 12.
- If level k cache is full, then some current block must be replaced (evicted). Which one is the "victim"?
 - Placement policy: where can the new block go? E.g., b mod 4
 - Replacement policy: which block should be evicted? E.g., LRU

Locality

- Principle of Locality: programs tend to reuse data and instructions near those they have used recently, or that were recently referenced themselves.
 - Temporal locality: recently referenced items are likely to be referenced in the near future.
 - Spatial locality: items with nearby addresses tend to be referenced close together in time.
- In general, programs with good locality run faster then programs with poor locality
- Locality is the reason why cache and virtual memory are designed in architecture and operating system. Another example is web browser caches recently visited webpages.

Locality example



```
sum = 0;
for (i = 0; i < n; i++)
  sum += a[i];
return sum;
```

Data

- Reference array elements in succession (stride-1 reference pattern): Spatial locality
- Reference sum each iteration: Temporal locality
- Instructions
 - Reference instructions in sequence: Spatial locality
 - Cycle through loop repeatedly: Temporal locality

Locality example


{



 Being able to look at code and get a qualitative sense of its locality is important. Does this function have good locality?

int sum_array_rows(int a[M][N]) int i, j, sum = 0;for (i = 0; i < M; i++)for (j = 0; j < N; j++)sum += a[i][j]; return sum; stride-1 reference pattern





Trade-offs of instruction sets



high-level language $\xrightarrow{\text{compiler}}$ machine code *C*, *C*++ semantic gap *Lisp*, *Prolog*, *Haskell*...

- Before 1980, the trend is to increase instruction complexity (one-to-one mapping if possible) to bridge the gap. Reduce fetch from memory. Selling point: number of instructions, addressing modes. (CISC)
- 1980, RISC. Simplify and regularize instructions to introduce advanced architecture for better performance, pipeline, cache, superscalar.

RISC

- 1980, Patternson and Ditzel (Berkeley), RISC
- Features
 - Fixed-length instructions
 - Load-store architecture
 - Register file
- Organization
 - Hard-wired logic
 - Single-cycle instruction
 - Pipeline
- Pros: small die size, short development time, high performance
- Cons: low code density, not x86 compatible

RISC Design Principles



- Simple operations
 - Simple instructions that can execute in one cycle
- Register-to-register operations
 - Only load and store operations access memory
 - Rest of the operations on a register-to-register basis
- Simple addressing modes
 - A few addressing modes (1 or 2)
- Large number of registers
 - Needed to support register-to-register operations
 - Minimize the procedure call and return overhead

RISC Design Principles



- Fixed-length instructions
 - Facilitates efficient instruction execution
- Simple instruction format
 - Fixed boundaries for various fields
 - opcode, source operands,...



CISC and RISC



- CISC complex instruction set
 - large instruction set
 - high-level operations (simpler for compiler?)
 - requires microcode interpreter (could take a long time)
 - examples: Intel 80x86 family
- RISC reduced instruction set
 - small instruction set
 - simple, atomic instructions
 - directly executed by hardware very quickly
 - easier to incorporate advanced architecture design
 - examples: ARM (Advanced RISC Machines) and DEC Alpha (now Compaq), PowerPC, MIPS

Why RISC?



- Simple instructions are preferred
 - Complex instructions are mostly ignored by compilers
 - Due to semantic gap
- Simple data structures
 - Complex data structures are used relatively infrequently
 - Better to support a few simple data types efficiently
 - Synthesize complex ones
- Simple addressing modes
 - Complex addressing modes lead to variable length instructions
 - Lead to inefficient instruction decoding and scheduling

CISC and RISC



	CISC (Intel 486)	RISC (MIPS R4000)
#instructions	235	94
Addr. modes	11	1
Inst. Size (bytes)	1-12	4
GP registers	8	32

Why RISC? (cont'd)



- Large register set
 - Efficient support for procedure calls and returns
 - Patterson and Sequin's study
 - Procedure call/return: 12-15% of HLL statements
 - » Constitute 31–33% of machine language instructions
 - » Generate nearly half (45%) of memory references
 - Small activation record
 - Tanenbaum's study
 - Only 1.25% of the calls have more than 6 arguments
 - More than 93% have less than 6 local scalar variables
 - Large register set can avoid memory references