Intel SIMD architecture

Computer Organization and Assembly Languages
Yung-Yu Chuang
2008/1/5

- SIMD
- MMX architectures
- MMX instructions
- examples
- SSE/SSE2
- SIMD instructions are probably the best place to use assembly since compilers usually do not do a good job on using these instructions


## Performance boost

- Increasing clock rate is not fast enough for boosting performance

CPU Transistor Counts 1971-2008 \& Moore's Law


In his 1965 paper, Intel co-founder Gordon Moore observed that "the number of transistors per square inch had doubled every 18 months.

## Performance boost

- Architecture improvements (such as pipeline/cache/SIMD) are more significant
- Intel analyzed multimedia applications and found they share the following characteristics:
- Small native data types (8-bit pixel, 16-bit audio)
- Recurring operations
- Inherent parallelism
- SIMD (single instruction multiple data) architecture performs the same operation on multiple data elements in parallel
- PADDW MMO, MM1



## IA-32 SIMD development

- MMX (Multimedia Extension) was introduced in 1996 (Pentium with MMX and Pentium II).
- SSE (Streaming SIMD Extension) was introduced with Pentium III.
- SSE2 was introduced with Pentium 4.
- SSE3 was introduced with Pentium 4 supporting hyper-threading technology. SSE3 adds 13 more instructions.


## MMX

- After analyzing a lot of existing applications such as graphics, MPEG, music, speech recognition, game, image processing, they found that many multimedia algorithms execute the same instructions on many pieces of data in a large data set.
- Typical elements are small, 8 bits for pixels, 16 bits for audio, 32 bits for graphics and general computing.
- New data type: 64-bit packed data type. Why 64 bits?
- Good enough
- Practical

Packed Byte: 8 bytes packed into 64 bits


Packed Quadword: One 64-bit quantity



8 MMX Registers MM0~MM7

NaN or infinity as real because bits 79-64 are ones.

Even if MMX registers are 64-bit, they don't extend Pentium to a 64-bit CPU since only logic instructions are provided for 64-bit data.

## Compatibility

- To be fully compatible with existing IA, no new mode or state was created. Hence, for context switching, no extra state needs to be saved.
- To reach the goal, MMX is hidden behind FPU. When floating-point state is saved or restored, MMX is saved or restored.
- It allows existing OS to perform context switching on the processes executing MMX instruction without be aware of MMX.
- However, it means MMX and FPU can not be used at the same time. Big overhead to switch.


## Compatibility

- Although Intel defenses their decision on aliasing MMX to FPU for compatibility. It is actually a bad decision. OS can just provide a service pack or get updated.
- It is why Intel introduced SSE later without any aliasing
- 57 MMX instructions are defined to perform the parallel operations on multiple data elements packed into 64-bit data types.
- These include add, subtract, multiply, compare, and shift, data conversion, 64-bit data move, 64-bit logical operation and multiply-add for multiplyaccumulate operations.
- All instructions except for data move use MMX registers as operands.
- Most complete support for 16 -bit operations.

Saturation arithmetic

- Useful in graphics applications.
- When an operation overflows or underflows, the result becomes the largest or smallest possible representable number.
- Two types: signed and unsigned saturation


MMX instructions
MMX instructions

| Logical | And <br> And Not <br> Or <br> Exclusive OR | Packed | Full Quadword |
| :---: | :---: | :---: | :---: |
|  |  |  | PAND <br> PANDN <br> POR <br> PXOR |
| Shift | Shift Left Logical <br> Shift Right Logical <br> Shift Right Arithmetic | PSLLW. PSLLD PSRLW, PSRLD PSRAW, PSRAD | $\begin{aligned} & \text { PSLLQ } \\ & \text { PSRLQ } \end{aligned}$ |
|  |  | Doubleword Transfers | Quadword Transfers |
| Data Transfer | Register to Register Load from Memory Store to Memory | MOVD MOVD MOVD | MOVQ MOVQ MOVQ |
| Empty MMX State |  | EMMS |  |

Call it before you switch to FPU from MMX; Expensive operation

- PADDB/PADDW/PADDD: add two packed numbers, no EFLAGS is set, ensure overflow never occurs by yourself
- Multiplication: two steps
- PMULLW: multiplies four words and stores the four lo words of the four double word results
- PMULHW/PMULHUW: multiplies four words and stores the four hi words of the four double word results. PMULHUW for unsigned.


## Detect MMN/SSE

cpuid

TM-Therm. Monitor
HTT-Multi-threading
SSE2-SSE2 Extensions
SSE-SSE Extensions
MMX-MMX Technology
ACPI-Thermal Monitor and Clock CtrI
DS-Debug Store
CLFSH-CFLUSH instruction
PSN-Processor Serial Number
PAT-Page Attribute Table
CMOV-Conditional Move/Compare Instruction
MCA-Machine Check Architecture
PGE-PTE Global B
TBr Range Registers
SEP-SYSENTER and SYSEXIT
APIC-APIC on Chip
CXZ-CMPXCHG8B Inst.
PAE-Physical Address Extensions
MSR-RDMSR and WRMSR Support
TSC-Time Stamp Counter
PSE-Page Size Extensions
VME-Virtual-8086 Mode Enhancement
FPU-x87 FPU on Chip

## Comparison

- No CFLAGS, how many flags will you need? Results are stored in destination.
- EQ/GT, no LT


PCMPEQB/PCMPGTB Operation


Pack with signed saturation

25


26




## Keys to SIMD programming

- Efficient data layout
- Elimination of branches

Application: frame difference

$|A-B|$

Application: frame difference

(A-B) or (B-A)


Application: frame difference
move mm1, A//move 8 pixels of image A
MOVQ mm2, B //move 8 pixels of image $B$
MOVQ mm3, mm1 // mm3=A
PSUBSB $\mathrm{mm} 1, \mathrm{~mm} 2 / / \mathrm{mm} 1=\mathrm{A}-\mathrm{B}$
PSUBSB mm2, mm3 // mm2=B-A
POR mm1, mm2 // mm1=|A-B|



A


B
$A^{*} \alpha+B^{*}(1-\alpha)=B+\alpha(A-B)$

$\alpha=0.5$


## Example: image fade-in-fade-out

- Two formats: planar and chunky
- In Chunky format, 16 bits of 64 bits are wasted
- So, we use planar in the following example


Example: image fade-in-fade-out
Image A
Image B


## Example: image fade-in-fade-out

MOVQ mm0, alpha//4 16-b zero-padding $\alpha$
MOVD mm1, A //move 4 pixels of image $A$
MOVD mm2, B //move 4 pixels of image $B$
PXOR mm3, mm3//clear mm3 to all zeroes
//unpack 4 pixels to 4 words
PUNPCKLBW mm1, mm3 // Because B-A could be
PUNPCKLBW mm2, mm3 // negative, need 16 bits
PSUBW mm1, mm2 //(B-A)
PMULHW mm1, mm0 //(B-A)*fade/256
PADDW mm1, mm2 //(B-A)*fade + B
//pack four words back to four bytes
PACKUSWB mm1, mm3

Data-independent computation

- Each operation can execute without needing to know the results of a previous operation.
- Example, sprite overlay
for $i=1$ to sprite_Size
if sprite[i]=clr
then out_color[i]=bg[i]
else out_color[i]=sprite[i]

- How to execute data-dependent calculations on several pixels in parallel.

Application: sprite overlay

Phase 1

| a3 | a2 | a1 | a0 |
| :---: | :---: | :---: | :---: |
|  |  | $=$ | $=$ |
| clear_color | clear_color | clear_color | $=$ |
| dlear_color |  |  |  |


| $1111 \ldots 1111$ | $0000 \ldots 0000$ | $1111 \ldots 111$ | $0000 \ldots 0000$ |
| :--- | :--- | :--- | :--- |


| Phase 2 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| a3 a2 a1 a0 <br> A and (Complement of Mask)   c3 c2 <br> C1  |  |  |  |  |
| C and Mask |  |  |  |  |


| $0000 \ldots 0000$ | $1111 \ldots 111$ | $0000 \ldots 0000$ | $1111 \ldots 111$ | $1111 \ldots 1111$ | $0000 \ldots 000$ | $1111 \ldots 1111$ | $0000 \ldots 000$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## Application: sprite overlay

| MOVQ | mm 0, | sprite |
| :--- | :--- | :--- |
| MOVQ | mm 2, | mm 0 |
| MOVQ | mm 4, | bg |
| MOVQ | mm 1, | clr |
| PCMPEQW | mm 0, | mm 1 |
| PAND | mm 4, | mm 0 |
| PANDN | mm 0, | mm 2 |
| POR | $\mathrm{mm0}$, | mm 4 |




| MMX code sequence operation: |  |  |
| :---: | :---: | :---: |
| movq | mm1, row1 | ; load pixels from first row of matrix |
| movq | mm2, row2 | ; load pixels from second row of matrix |
| movq | mm3, row3 | ; load pixels from third row of matrix |
| movq | mm4, row4 | ; load pixels from fourth row of matrix |
| punpcklwd | mm1, mm2 | ; unpack low order words of rows 1 \& $2, \mathrm{~mm} 1=[\mathrm{b} 1, \mathrm{a} 1, \mathrm{~b} 0, \mathrm{a} 0]$ |
| punpcklwd | mm3, mm4 | ; unpack low order words of rows 3 \& 4, mm3 $=[\mathrm{d} 1, \mathrm{c} 1, \mathrm{do}, \mathrm{co}]$ |
| movq | mm5, mm1 | ; copy mm1 to mm5 |
| punpckldq | $\mathrm{mm} 1 . \mathrm{mm} 3$ | ; unpack low order doublewords $->\mathrm{mm} 2=[\mathrm{do}, \mathrm{co}, \mathrm{bo}, \mathrm{a} 0]$ |
| punpckhdq | mm5, mm3 | : unpack high order doublewords $\gg \mathrm{mm5}=[\mathrm{d} 1, \mathrm{c} 1, \mathrm{~b} 1, \mathrm{a} 1]$ |

char M1[4][8];// matrix to be transposed
char M2[8][4];// transposed matrix
int $\mathrm{n}=0$;
for (int $i=0 ; i<4 ; i++)$
for (int $j=0 ; j<8 ; j++)$
\{ M1[i][j]=n; n++; \}
__asm\{
//move the 4 rows of M1 into MMX registers
movq mm1, M1
movq mm2,M1+8
movq mm3, M1+16
movq mm4, M1 +24

## Application: matrix transport

//generate rows 1 to 4 of M2
punpcklbw mm1, mm2
punpcklbw mm3, mm4
movq mm0, mm1
punpcklwd mm1, mm3 //mm1 has row 2 \& row 1 punpckhwd mm0, mm3 //mm0 has row 4 \& row 3
movq M2, mm1
movq M2+8, mm0

## Application: matrix transport

//generate rows 5 to 8 of M2
movq mm1, M1 //get row 1 of M1
movq mm3, M1+16 //get row 3 of M1
punpckhbw mm1, mm2
punpckhbw mm3, mm4
movq mm0, mm1
punpcklwd mm1, mm3 //mm1 has row 6 \& row 5
punpckhwd mm0, mm3 //mm0 has row 8 \& row 7
//save results to M2
movq M2+16, mm1
movq M2+24, mm0
emms
\} //end

## Performance boost (data from 1996)

Benchmark kernels: FFT, FIR, vector dotproduct, IDCT, motion compensation.

65\% performance gain

Lower the cost of multimedia programs by removing the need of specialized DSP chips


- Write the whole project in assembly
- Link with high-level languages
- Inline assembly
- Intrinsics


## Link ASM and HLL programs

- Assembly is rarely used to develop the entire program.
- Use high-level language for overall project development
- Relieves programmer from low-level details
- Use assembly language code
- Speed up critical sections of code
- Access nonstandard hardware devices
- Write platform-specific code
- Extend the HLL's capabilities


## General conventions

- Considerations when calling assembly language procedures from high-level languages:
- Both must use the same naming convention (rules regarding the naming of variables and procedures)
- Both must use the same memory model, with compatible segment names
- Both must use the same calling convention
- Assembly language source code that is inserted directly into a HLL program.
- Compilers such as Microsoft Visual C++ and Borland C++ have compiler-specific directives that identify inline ASM code.
- Efficient inline code executes quickly because CALL and RET instructions are not required.
- Simple to code because there are no external names, memory models, or naming conventions involved.
- Decidedly not portable because it is written for a single platform.
- Can be placed at the beginning of a single statement
- Or, It can mark the beginning of a block of assembly language statements
- Syntax:

```
asm statement
    asm {
    statement-1
    statement-2
    statement-n
}
```


## Intrinsics

- An intrinsic is a function known by the compiler that directly maps to a sequence of one or more assembly language instructions.
- The compiler manages things that the user would normally have to be concerned with, such as register names, register allocations, and memory locations of data.
- Intrinsic functions are inherently more efficient than called functions because no calling linkage is required. But, not necessarily as efficient as assembly.
- _mm_<opcode>_<suffix> ps: packed single-precision ss: scalar single-precision


## Intrinsics

\#include <xmmintrin.h>

```
m128 a , b , c;
```

$\mathrm{c}=$ _mm_add_ps( a , b );
float $\mathrm{a}[4], \mathrm{b}[4], \mathrm{c}[4]$;
for (int $i=0 ; i<4 ;++i)$
$c[i]=a[i]+b[i] ;$
// a = b * c + d / e;
__m128 a = _mm_add_ps ( _mm_mul_ps (b, c ) ,
_mm_div_ps( d , e ) );

- Adds eight 128-bit registers
- Allows SIMD operations on packed singleprecision floating-point numbers
- Most SSE instructions require 16 -aligned addresses
- Add eight 128-bit data registers (XMM registers) in non-64-bit modes; sixteen XMM registers are available in 64-bit mode.
- 32-bit MXCSR register (control and status)
- Add a new data type: 128-bit packed singleprecision floating-point (4 FP numbers.)
- Instruction to perform SIMD operations on 128bit packed single-precision FP and additional 64-bit SIMD integer operations.
- Instructions that explicitly prefetch data, control data cacheability and ordering of store



```
MM ALIGN16 float test1[4] = { 0, 0, 0, 1 };
MM ALIGN16 float test2[4] = { 1, 2, 3, 0 };
MM_ALIGN16 float out[4];
MM_SET_EXCEPTION_MASK(O);//enable exception
    try { Without this, result is 1.#INF
        m128 a = _mm_load_ps(test1);
        m128 b = mm load ps(test2);
    a = mm_div_ps(a, b);
    _mm_store_ps(out, a);
}
_except(EXCEPTION_EXECUTE_HANDLER) {
    if(_mm_getcsr() & _MM_EXCEPT_DIV_ZERO)
        cout << "Divide by zero" << endl;
        return;
```

\}


- ADDSS/SUBSS: scalar single-precision FP used as FPU?

- ADDPS/SUBPS: packed single-precision FP
- Provides ability to perform SIMD operations on double-precision FP, allowing advanced graphics such as ray tracing
- Provides greater throughput by operating on 128-bit packed integers, useful for RSA and RC5
- Add data types and instructions for them

- Programming environment unchanged

65

Example

## SSE Shuffle (SHUFPS)

## SSE Shuffle (SHUFPS)

SHUFPS xmm1, xmm2, imm8
Select[1..0] decides which DW of DEST to be copied to the 1st DW of DEST


```
CASE (SELECT[1:0]) OF
    0: DEST[31:0] \leftarrow DEST[31:0]
    1: DEST[31:0] \leftarrow DEST[63:32];
    2: DEST[31:0] \leftarrow DEST[95:64];
    3: DEST[31:0] \leftarrow DEST[127:96]
ESAC
CASE (SELECT[3:2]) OF
    0: DEST[63:32] \leftarrow DEST[31:0];
    1: DEST[63:32] \leftarrow DEST[63:32];
    2: DEST[63:32] \leftarrow DEST[95:64];
    3: DEST[63:32] \leftarrow DEST[127:96];
```

ESAC;

```
CASE (SELECT[5:4]) OF
    DEST[95:64] \leftarrowSRC[31:0]
    1: DEST[95:64] \leftarrow SRC[63:32];
    2: DEST[95:64] \leftarrow SRC[95:64];
    3: DEST[95:64] \leftarrow SRC[127:96];
ESAC;
CASE (SELECT[7:6]) OF
    0: DEST[127:96] \leftarrow SRC[31:0];
    1: DEST[127:96] \leftarrowSRC[63:32];
    2: DEST[127:96] \leftarrowSRC[95:64];
    3: DEST[127:96] \leftarrow SRC[127:96]
ESAC;
```

Vector cross (const Vector\& $a$, const Vector\& b ) \{ return Vector (

```
( a[1] * b[2] - a[2] * b[1] ) ,
( a[2] * b[0] - a[0] * b[2] ) ,
( a[0] * b[1] - a[1] * b[0] ) );
```

```
/* cross */
m128 mm_cross_ps( __m128 a , __m128 b ) {
    m128 ea , eb;
    // set to a[1][2][0][3] , b[2][0][1][3]
    ea = _mm_shuffle_ps( a, a, _MM_SHUFFLE (3,0,2,1) );
    eb = mm_shuffle_ps( b, b, _MM_SHUFFLE (3,1,0,2) );
    / multiply
    m128 xa = mm_mul_ps( ea , eb );
    // set to a[\overline{2][0][1][3] , b[1][2][0][3]}
    a = mm_shuffle_ps( a, a, _MM_SHUFFLE (3,1,0,2) );
    b = _mm__shuffle_ps( b, b,__MM_SHUFFLE (3,0,2,1) );
    // multiply
        m128 xb = _mm_mul_ps( a , b );
    // subtract
    return _mm_sub_ps( xa , xb );
}
```


## Example: dot product

## $\xrightarrow[4-4]{4-4}$

- Given a set of vectors $\left\{\mathrm{v}_{1}, \mathrm{v}_{2}, \ldots \mathrm{v}_{\mathrm{n}}\right\}=\left\{\left(\mathrm{x}_{1}, \mathrm{y}_{1}, \mathrm{z}_{1}\right)\right.$,
$\left.\left(\mathrm{x}_{2}, \mathrm{y}_{2}, \mathrm{z}_{2}\right), \ldots,\left(\mathrm{x}_{\mathrm{n}}, \mathrm{y}_{\mathrm{n}}, \mathrm{z}_{\mathrm{n}}\right)\right\}$ and a vector $\mathrm{v}_{\mathrm{c}}=\left(\mathrm{x}_{\mathrm{c}}, \mathrm{y}_{\mathrm{c}}, \mathrm{z}_{\mathrm{c}}\right)$, calculate $\left\{\mathrm{v}_{\mathrm{c}} \cdot \mathrm{v}_{\mathrm{i}}\right\}$
- Two options for memory layout
- Array of structure (AoS)
typedef struct \{ float dc, x, y, z; \} Vertex; Vertex v[n];
- Structure of array (SoA)
typedef struct \{ float $x[n], y[n], z[n] ;\}$
VerticesList;
VerticesList v;


## Example: dot product (AOS)

movaps $x m m 0, v ; x m m 0=D C, x 0, y 0, z 0$
movaps xmm1, vc ; xmm1 = DC, xc, yc, zc mulps $x m m 0$, $x m m 1 ; x m m 0=D C, x 0 * x c, y 0 * y c, z 0 * z c$ movhlps xmm1, xmm0 ; xmm1= DC, DC, DC, $x 0 * x C$ addps $x m m 1$, xmm0 ; xmm1 = DC, DC, DC, ; $x 0 * x c+z 0 * z c$
movaps xmm2, xmm0
shufps xmm2, xmm2, 55h ; xmm2=DC,DC,DC,y0*yc addps $x m m 1, ~ x m m 2 ; x m 1=D C, D C, D C$,
$x 0 * x c+y 0 * y c+z 0 * z c$

## Example: dot product (SoA)



Other SIMD architectures范

- Graphics Processing Unit (GPU): nVidia 7800, 24 pipelines (8 vector/16 fragment)



## NVidia GeForce 8800, 2006

- Each GeForce 8800 GPU stream processor is a fully generalized, fully decoupled, scalar, processor that supports IEEE 754 floating point precision.
- Up to 128 stream processors



## Cell processor

- Cell Processor (IBM/Toshiba/Sony): 1 PPE (Power Processing Unit) +8 SPEs (Synergistic Processing Unit)
- An SPE is a RISC processor with 128 -bit SIMD for single/double precision instructions, 128 128bit registers, 256K local cache
- used in PS3.


Cell Processor Architecture


Table 1. Tale of the tape: Throughput architectures.

| Type | Processor | Cores/Chip | ALUs/Core $^{\mathbf{3}}$ | SIMD width | Max T $^{\mathbf{4}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| GPUs | AMD Radeon HD <br> 4870 | 10 | 80 | 64 | 25 |
|  | NVIDIA GeForce <br> GTX 280 | 30 | 8 | 32 | 128 |
| CPUs | Intel Core 2 Quad ${ }^{1}$ | 4 | 8 | 4 | 1 |
|  | STI Cell BE $^{2}$ | 8 | 4 | 4 | 1 |
|  | Sun UltraSPARC T2 | 8 | 1 | 1 | 4 |

${ }^{1}$ SSE processing only, does not account for traditional FPU
1 SSE processing only, does not account for traditional FPU
${ }_{2}$ Stream processing (SPE) cores only, does not account for PPU cores.
3 32-bit floating point operations

- Max T is defined as the maximum ratio of hardware-managed thread execution contexts to simultaneously executable threads (not an absolute count of hardware-managed execution contexts). This ratio is a measure of a processor's ability to automatically hide thread stalls using hardware multithreading.


## Different programming paradigms

Computing $y \quad a x+y$ with a serial loop:
void saxpy_serial(int n, float alpha, float *x, float *y) \{
for(int $i=0 ; i<n ;++i)$ $y[i]=$ alpha*x[i] $+y[i] ;$
\}
// Invoke serial SAXPY kernel
saxpy_serial(n, $2.0, \mathrm{x}, \mathrm{y})$;
Computing $y ~_{\text {_ }} a x+y$ in paradmal using CUDA: global
void saxpy_parallel(int $n$, float alpha, float *x, float *y) \{
int $i=$ blockIdx.x*blockDim.x + threadIdx.x;
if( i<n ) Y[i] = alpha*x[i] + Y[i]i
\}
// Invoke parallel SAXPY kernel (256 threads per block) int nblocks $=(n+255) / 256$;
saxpy_parallel<<<nblocks, 256>>>(n, 2.0, x, y);

## References

- Intel MMX for Multimedia PCs, CACM, Jan. 1997
- Chapter 11 The MMX Instruction Set, The Art of Assembly
- Chap. 9, 10, 11 of IA-32 Intel Architecture Software Developer's Manual: Volume 1: Basic Architecture
- http://www.csie.ntu.edu.tw/~r89004/hive/sse/page_1.html

