# ARM Instruction Set 

```
Computer Organization and Assembly Languages
Yung-Yu Chuang
2008/11/17
```

with slides by Peng-Sheng Chen

## Introduction

- The ARM processor is easy to program at the assembly level. (It is a RISC)
- We will learn ARM assembly programming at the user level and run it on a GBA emulator.


## ARM programmer model

- The state of an ARM system is determined by the content of visible registers and memory.
- A user-mode program can see 15 32-bit generalpurpose registers (RO-R14), program counter (PC) and CPSR.
- Instruction set defines the operations that can change the state.


## Memory system

- Memory is a linear array of bytes addressed from 0 to $2^{32}-1$
- Word, half-word, byte
- Little-endian



## Byte ordering

- Big Endian
- Least significant byte has highest address
Word address 0x00000000
Value: 00102030
- Little Endian
- Least significant byte has lowest address

Word address 0x00000000
Value: 30201000

| 0x00000000 | 00 |
| :---: | :---: |
| 0x00000001 | 10 |
| 0x00000002 | 20 |
| 0x00000003 | 30 |
| 0x00000004 | FF |
|  | FF |
|  | FF |
|  |  |
|  | 00 |
| OXFFFFFFFD | 00 |
| 0xFFFFFFFE | 00 |

0xFFFFFFFFF

## ARM programmer model



## Instruction set

ARM instructions
Data processing immediate shift are all 32-bit long (except for Thumb mode). There are $2^{32}$ possible machine instructions.

Fortunately, they are structured.


## Features of ARM instruction set

- Load-store architecture
- 3-address instructions
- Conditional execution of every instruction
- Possible to load/ store multiple registers at once
- Possible to combine shift and ALU operations in a single instruction


## Instruction set

- Data processing
- Data movement
- Flow control


## Data processing

- They are move, arithmetic, logical, comparison and multiply instructions.
- Most data processing instructions can process one of their operands using the barrel shifter.
- General rules:
- All operands are 32-bit, coming from registers or literals.
- The result, if any, is 32-bit and placed in a register (with the exception for long multiply which produces a 64-bit result)
- 3-address format



## Instruction set

MOV<cc><S> Rd, <operands>

MOVCS R0, R1 @ if carry is set
@ then R0:=R1

MOVS R0, \#0 @ R0:=0
@ $\mathrm{Z}=1, \mathrm{~N}=0$
@ C, V unaffected

## Conditional execution

- Almost all ARM instructions have a condition field which allows it to be executed conditionally.
movcs R0, R1

| Mnemonic | Condition | Mnemonic | Condition |
| :---: | :--- | :---: | :--- |
| CS | Carry $S$ et | CC | Carry Clear |
| EQ | Equal (Zero Set) | NE | Not Equal (Zero Clear) |
| VS | Overflow Set | VC | Overflow Clear |
| GT | Greater Than | LT | Less Than |
| GE | Greater Than or Equal | LE | Less Than or Equal |
| PL | Plus (Positive) | MI | Minus (Negative) |
| HI | Higher Than | LO | Lower Than (aka CC) |
| HS | Higher or $S$ ame (aka CS) | LS | Lower or Same |

## Register movement

Syntax: <instruction>\{<cond>\} $\{S\}$ Rd, $N$ immediate, register, shift

| MOV | Move a 32-bit value into a register | $R d=N$ |
| :--- | :--- | :--- |
| MVN | move the NOT of the 32-bit value into a register | $R d=\sim N$ |

- MOV R0, R2 @ R0 = R2
- MVN R0, R2 @ R0 = ~R2
move negated PRE

$$
\begin{aligned}
& r 5=5 \\
& r 7=8
\end{aligned}
$$

MOV r7, r5 ; let r7 = r5

$$
\text { POST } r 5=5
$$

$$
r 7=5
$$

## Addressing modes

- Register operands ADD R0, R1, R2
- Immediate operands
a literal; most can be represented $\downarrow$ by $(0.255) \times 2^{2 n} 0<n<12$
ADD R3, R3, \#1 @ R3:=R3+1
AND R8, R7, \#0xff @ R8=R7[7:0]

a hexadecimal literal
This is assembler dependent syntax.


## Shifted register operands

- One operand to ALU is routed through the Barrel shifter. Thus, the operand can be modified before it is used. Useful for fast multipliation and dealing with lists, table and other complex data structure. (similar to the displacement addressing • mode in CISC.)


Some instructions (e.g. MUL, CLZ, QADD) do not read barrel shifter.

## Shifted register operands

| Mnemonic | Description | Shift | Result |
| :--- | :--- | :--- | :--- |
| LSL | logical shift left | $x$ LSL $y$ | $x \ll y$ |
| LSR | logical shift right | $x$ LSR $y$ | (unsigned) $x \gg y$ |
| ASR | arithmetic right shift | $x$ ASR $y$ | (signed) $x \gg y$ |
| ROR | rotate right | $x \operatorname{ROR} y$ | $(($ unsigned $) x \gg y) \mid(x \ll(32-y))$ |
| RRX | rotate right extended | $x \operatorname{RRX}$ | $(c$ flag $<31) \mid(($ unsigned $) x \gg 1)$ |

## Logical shift left



MOV R0, R2, LSL \#2 @ R0:=R2<<2
@ R2 unchanged
Example: 0...0 00110000
Before R2=0x00000030
After R0=0x000000C0
R2=0x00000030

## Logical shift right



MOV R0, R2, LSR \#2 @ R0:=R2>>2
@ R2 unchanged
Example: 0...0 00110000
Before R2=0x00000030
After R0=0x0000000C
R2=0x00000030

## Arithmetic shift right



MOV R0, R2, ASR \#2 @ R0:=R2>>2
@ R2 unchanged
Example: 1010 0...0 00110000
Before R2=0xA0000030
After R0=0xE800000C
R2=0xA0000030

## Rotate right



MOV R0, R2, ROR \#2 @ R0:=R2 rotate @ R2 unchanged
Example: 0...0 00110001
Before R2=0x00000031
After R0=0x4000000C
R2=0x00000031

## Rotate right extended



MOV R0, R2, RRX @ R0:=R2 rotate
@ R2 unchanged
Example: 0...0 00110001
Before R2=0x00000031, C=1
After R0=0x80000018, C=1
R2=0x00000031

## Shifted register operands



## Shifted register operands



ROR \#5


RRX

## Shifted register operands

- It is possible to use a register to specify the number of bits to be shifted; only the bottom 8 bits of the register are significant.
@ array index calculation
ADD R0, R1, R2, LSL R3 @ R0:=R1+R2*2R3
@ fast multiply R2=35xR0
ADD R0, R0, R0, LSL \#2 @ R0'=5xR0
RSB R2, R0, R0, LSL \#3 @ R2 =7xR0'


## Multiplication

MOV R1, \#35
MUL R2, R0, R1
or
ADD R0, R0, R0, LSL \#2 @ R0'=5xR0
RSB R2, R0, R0, LSL \#3 @ R2 =7xR0'

## Shifted register operands

| $N$ shift operations | Syntax |
| :--- | :--- |
| Immediate | \#immediate |
| Register | Rm |
| Logical shift left by immediate | Rm, LSL \#shift_imm |
| Logical shift left by register | Rm, LSL Rs |
| Logical shift right by immediate | Rm, LSR \#shift_imm |
| Logical shift right with register | Rm, LSR Rs |
| Arithmetic shift right by immediate | Rm, ASR \#shift_imm |
| Arithmetic shift right by register | Rm, ASR Rs |
| Rotate right by immediate | Rm, ROR \#shift_imm |
| Rotate right by register | $\mathrm{Rm}, \mathrm{ROR} \mathrm{Rs}$ |
| Rotate right with extend | $\mathrm{Rm}, \mathrm{RRX}$ |

## Encoding data processing instructions



## Arithmetic

- Add and subtraction

```
Syntax: <instruction>\{<cond>\}\{S\} Rd, Rn, N
```

| ADC | add two 32-bit values and carry | $R d=R n+N+$ carry |
| :--- | :--- | :--- |
| ADD | add two 32-bit values | $R d=R n+N$ |
| RSB | reverse subtract of two 32-bit values | $R d=N-R n$ |
| RSC | reverse subtract with carry of two 32-bit values | $R d=N-R n-!$ (carry flag) |
| SBC | subtract with carry of two 32-bit values | $R d=R n-N-!$ (carry flag) |
| SUB | subtract two 32-bit values | $R d=R n-N$ |

## Arithmetic

- ADD R0, R1, R2
@ R0 = R1+R2
- ADC R0, R1, R2
@ R0 = R1+R2+C
- SUB R0, R1, R2
@ R0 = R1-R2
- SBC R0, R1, R2
@ R0 = R1-R2-!C
- RSB R0, R1, R2
@ R0 = R2-R1
- RSC R0, R1, R2
@ R0 = R2-R1-! $C$


$$
\begin{aligned}
& 3-5=3+(-5) \rightarrow \text { sum }<-255 \rightarrow \mathrm{C}=0 \rightarrow \text { borrow } \\
& 5-3=5+(-3) \rightarrow \text { sum }>255 \rightarrow \mathrm{C}=1 \rightarrow \text { no borrow }
\end{aligned}
$$

## Arithmetic

$$
\text { PRE } \quad \begin{aligned}
r 0 & =0 \times 00000000 \\
r 1 & =0 \times 00000002 \\
r 2 & =0 \times 00000001
\end{aligned}
$$

SUB r0, r1, r2

| POST | $r 0=0 \times 00000001$ |
| :--- | :--- |
| PRE | $r 0=0 \times 00000000$ |
|  | $r 1=0 \times 00000077$ |

RSB r0, rl, \#0 ; Rd = 0x0-r1
POST r0 = -rl = 0xffffff89

## Arithmetic

```
PRE cpsr = nzcvqiFt_USER
                                r1 = 0x00000001
    SUBS r1, r1, #1
    POST cpsr = nZCvqiFt_USER
        r1 = 0x00000000
PRE r0 = 0x00000000
    r1 = 0x00000005
    ADD r0, r1, r1, LSL #1
POST r0 = 0x0000000f
    r1 = 0x00000005
```


## Setting the condition codes

- Any data processing instruction can set the condition codes if the programmers wish it to

64-bit addition

| ADDS | R2, | R2, | R0 |
| :--- | :--- | :--- | :--- |
| ADC | $R 3$, | $R 3$, | $R 1$ |



## Logical

$$
\text { Syntax: <instruction>\{<cond>\}\{S\} Rd, Rn, N }
$$

| AND | logical bitwise AND of two 32-bit values | $R d=R n \& N$ |
| :--- | :--- | :--- |
| ORR | logical bitwise OR of two 32-bit values | $R d=R n \mid N$ |
| EOR | logical exclusive OR of two 32-bit values | $R d=R n^{\wedge} N$ |
| BIC | logical bit clear (AND NOT) | $R d=R n \& \sim N$ |

## Logical

- AND R0, R1, R2 @ R0 = R1 and R2
- ORR R0, R1, R2 @ R0 = R1 or R2
- EOR R0, R1, R2 @ R0 = R1 xor R2
- BIC R0, R1, R2 @ R0 = R1 and (~R2)
bit clear: R2 is a mask identifying which bits of R1 will be cleared to zero

R1=0x11111111 R2=0x01100101

BIC R0, R1, R2
R0=0x10011010

## Logical

$$
\begin{array}{ll}
\text { PRE } & r 0=0 \times 00000000 \\
& r 1=0 \times 02040608 \\
& r 2=0 \times 10305070 \\
& \text { ORR } \quad r 0, r 1, r 2 \\
& \\
\text { POST } & r 0=0 \times 12345678
\end{array}
$$

PRE $\quad r 1=0 b 1111$
$r 2=0 b 0101$

BIC r0, r1, r2

POST r0 $=0 b 1010$

## Comparison

- These instructions do not generate a result, but set condition code bits (N, Z, C, V) in CPSR. Often, a branch operation follows to change the program flow.

Syntax: <instruction>\{<cond>\} Rn, N

| CMN | compare negated | flags set as a result of $R n+N$ |
| :--- | :--- | :--- |
| CMP | compare | flags set as a result of $R n-N$ |
| TEQ | test for equality of two 32-bit values | flags set as a result of $R n \wedge N$ |
| TST | test bits of a 32-bit value | flags set as a result of $R n \& N$ |

## Comparison

compare

- CMP R1, R2
@ set cc on R1-R2
compare negated
- CMN R1, R2
@ set cc on R1+R2
bit test
- TST R1, R2
@ set cc on R1 and R2
test equal
- TEQ R1, R2
@ set cc on R1 xor R2


## Comparison

PRE cpsr = nzcvqiFt_USER
$r 0=4$
$r 9=4$
CMP r0, r9
POST cpsr = nZcvqiFt_USER

## Multiplication

$\begin{aligned} \text { Syntax: } & \operatorname{MLA}\{<\text { cond }>\}\{S\} \text { Rd, Rm, Rs, Rn } \\ & \operatorname{MUL}\{<\text { cond }>\}\{S\} \text { Rd, Rm, Rs }\end{aligned}$

| MLA | multiply and accumulate | $R d=\left(R m^{*} R s\right)+R n$ |
| :--- | :--- | :--- |
| MUL | multiply | $R d=R m^{*} R s$ |

Syntax: <instruction>\{<cond>\}\{S\} RdLo, RdHi, Rm, Rs

| SMLAL | signed multiply accumulate long | $[R d H i, R d L o]=[R d H i, R d L o]+\left(R m^{*} R s\right)$ |
| :--- | :--- | :--- |
| SMULL | signed multiply long | $[R d H i, R d L o]=R m * R s$ |
| UMLAL | unsigned multiply accumulate <br> long | $[R d H i, R d L o]=[R d H i, R d L o]+\left(R m^{*} R s\right)$ |
| UMULL | unsigned multiply long | $[R d H i, R d L o]=R m * R s$ |

## Multiplication

- MUL R0, R1, R2 @ R0 = (R1xR2 $)_{[31: 0]}$
- Features:
- Second operand can't be immediate
- The result register must be different from the first operand
- Cycles depends on core type
- If $S$ bit is set, $C$ flag is meaningless
- See the reference manual (4.1.33)


## Multiplication

- Multiply-accumulate (2D array indexing) MLA R4, R3, R2, R1 @ R4 = R3xR2+R1
- Multiply with a constant can often be more efficiently implemented using shifted register operand
MOV R1, \#35
MUL R2, R0, R1
or
ADD R0, R0, R0, LSL \#2 @ R0'=5xR0
RSB R2, R0, R0, LSL \#3 @ R2 =7xR0'


## Multiplication

PRE $\quad r 0=0 \times 00000000$
$r 1=0 \times 00000002$
$r 2=0 \times 00000002$

MUL $r 0, r 1, r 2 ; r 0=r 1 * r 2$

POST $\quad r 0=0 x 00000004$
r1 = 0x00000002
$r 2=0 \times 00000002$

## Multiplication

PRE $\quad r 0=0 \times 00000000$
r1 = 0x00000000
r2 = 0xf0000002
$r 3=0 x 00000002$
UMULL $r 0, r 1, r 2, r 3 ;[r 1, r 0]=r 2 * r 3$
POST $\quad$ O = 0xe0000004 ; = RdLo
r1 = 0x00000001 ; = RdHi

## Flow control instructions

- Determine the instruction to be executed next

```
Syntax: B{<cond>} label
    BL{<cond>} label
    BX{<cond>} Rm
    BLX{<cond>} label | Rm
```

| B | branch | $p c=$ label Pc-relative offset within 32MB |
| :--- | :--- | :--- |
| BL | branch with link | $p c=l a b e l$ <br> $l r=$ address of the next instruction after the BL |
| BX | branch exchange | $p c=R m \& 0 x f f f f f f f e, T=R m \& 1$ |
| BLX | branch exchange with link | $p c=l a b e l, T=1$ <br> $p c=R m \& 0 x f f f f f e, ~$ <br> $l=R m \& 1$ <br> $l r=$ address of the next instruction after the BLX |

## Flow control instructions

- Branch instruction

B label
label:

- Conditional branches

MOV R0, \#0
loop:
ADD R0, R0, \#1
CMP R0, \#10
BNE loop

## Branch conditions

| Mnemonic | Name | Condition flags |
| :--- | :--- | :--- |
| EQ | equal | Z |
| NE | not equal | $z$ |
| CS HS | carry set/unsigned higher or same | C |
| CC LO | carry clear/unsigned lower | c |
| MI | minus/negative | N |
| PL | plus/positive or zero | $n$ |
| VS | overflow | V |
| VC | no overflow | v |
| HI | unsigned higher | $z C$ |
| LS | unsigned lower or same | Z or $c$ |
| GE | signed greater than or equal | NV or $n v$ |
| LT | signed less than | Nv or $n V$ |
| GT | signed greater than | NzV or $n z v$ |
| LE | signed less than or equal | Z or $N v$ or $n V$ |
| AL | always (unconditional) | ignored |

## Branches

| Branch | Interpretation | Normal uses |
| :--- | :--- | :--- |
| B BAL | Unconditional <br> Always | Always take this branch <br> Always take this branch |
| BEQ | Equal | Comparison equal or zero result |
| BNE | Not equal | Comparison not equal or non-zero result |
| BPL | Plus | Result positive or zero |
| BMI | Minus | Result minus or negative |
| BCC | Carry clear | Arithmetic operation did not give carry-out |
| BLO | Lower | Unsigned comparison gave lower |
| BCS | Carry set Higher | Arithmetic operation gave carry-out |
| BHS | or same | Unsigned comparison gave higher or same |
| BVC | Overflow clear | Signed integer operation; no overflow occurred |
| BVS | Overflow set | Signed integer operation; overflow occurred |
| BGT | Greater than | Signed integer comparison gave greater than |
| BGE | Greater or equal | Signed integer comparison gave greater or equal |
| BLT | Less than | Signed integer comparison gave less than |
| BLE | Less or equal | Signed integer comparison gave less than or equal |
| BHI | Higher | Unsigned comparison gave higher |
| BLS | Lower or same | Unsigned comparison gave lower or same |

## Branch and link

- BL instruction save the return address to R14 (Ir)

| BL | sub | @ call sub |
| :--- | :--- | :--- |
| CMP | R1, \#5 | @ return to here |

sub: ...
-•
MOV PC, LR @ return

## Branch and link

## BL sub1 @ call sub1

use stack to save/ restore the return address and registers sub1: STMFD R13!, \{R0-R2,R14\}

BL sub2
"•"
LDMFD R13!, \{R0-R2,PC\}
sub2:

- $\quad$ -

MOV PC, LR

## Conditional execution

CMP R0, \#5
BEQ bypass @ if (R0!=5) \{

ADD R1, R1, R0 @ R1=R1+R0-R2
SUB R1, R1, R2 @ \}

## bypass:

CMP R0, \#5 smaller and faster
ADDNE R1, R1, R0
SUBNE R1, R1, R2

Rule of thumb: if the conditional sequence is three instructions or less, it is better to use conditional execution than a branch.

## Conditional execution

if ((R0==R1) \&\& (R2==R3)) R4++
CMP R0, R1
BNE skip
CMP R2, R3
BNE skip
ADD R4, R4, \#1
skip:

CMP R0, R1
CMPEQ R2, R3
ADDEQ R4, R4, \#1

## Data transfer instructions

- Move data between registers and memory
- Three basic forms
- Single register load/ store
- Multiple register load/ store
- Single register swap: SWP (B) , atomic instruction for semaphore


## Single register load/store

$$
\begin{aligned}
\text { Syntax: } & <\text { LDR } \mid S T R>\{<c o n d>\}\{B\} \text { Rd, addressing }{ }^{1} \\
& \text { LDR }\{<\text { cond }>\} \text { SB }|H| S H \text { Rd, addressing } \\
& \text { STR }\{<\text { cond }>\} H \text { Rd, } \text { addressing }^{2}
\end{aligned}
$$

| LDR | load word into a register | $R d<-$ mem32[address] |
| :--- | :--- | :--- |
| STR | save byte or word from a register | $R d->$ mem32[address] |
| LDRB | load byte into a register | $R d<-$ mem8[address] |
| STRB | save byte from a register | $R d->$ mem8[address] |

## Single register load/store

| LDRH | load halfword into a register | $R d<-$ mem16[address] |
| :--- | :--- | :--- |
| STRH | save halfword into a register | $R d->$ mem16[address] |
| LDRSB | load signed byte into a register | $R d<-$ SignExtend <br> $($ mem8[address]) |
| LDRSH | load signed halfword into a register | $R d<-$ SignExtend <br> $($ mem16[address] $)$ |

No STRSB/STRSH since STRB/STRH stores both signed/ unsigned ones

## Single register load/store

- The data items can be a 8-bit byte, 16-bit halfword or 32-bit word. Addresses must be boundary aligned. (e.g. 4's multiple for LDR/STR)

LDR R0, [R1] @ R0 := $\mathrm{mem}_{32}$ [R1]
STR R0, [R1] @ $\operatorname{mem}_{32}[R 1]:=R 0$

LDR, LDRH, LDRB for 32, 16, 8 bits
STR, STRH, STRB for 32, 16, 8 bits

## Addressing modes

- Memory is addressed by a register and an offset. LDR R0, [R1] @ mem[R1]
- Three ways to specify offsets:
- Immediate LDR R0, [R1, \#4] @ mem[R1+4]
- Register

LDR R0, [R1, R2] @ mem[R1+R2]

- Scaled register
@ mem[R1+4*R2]
LDR R0, [R1, R2, LSL \#2]


## Addressing modes

- Pre-index addressing (LDR R0, [R1, \#4])
without a writeback
- Auto-indexing addressing (LDR R0, [R1, \#4]!)

Pre-index with writeback
calculation before accessing with a writeback

- Post-index addressing (LDR R0, [R1], \#4)
calculation after accessing with a writeback

| Index method | Data | Base address <br> register | Example |
| :--- | :--- | :--- | :--- |
| Preindex with writeback | mem[base +offset] | base + offset | LDR r0,[r1,\#4]! |
| Preindex | mem[base + offset] <br> mem[base] | not updated <br> base + offset | LDR r0, [r1,\#4] |

## Pre-index addressing

## LDR R0, [R1, \#4] @ R0=mem[R1+4] <br> @ R1 unchanged



## Auto-indexing addressing

LDR R0, [R1, \#4]! @ R0=mem[R1+4]
@ R1=R1+4
No extra time; Fast;


## Post-index addressing

LDR R0, R1, \#4 $\left.\quad \begin{array}{l}\text { @ } 20=m e m[R 1] \\ \\ \\ \end{array}\right]$ R1=R1+4


## Comparisons

- Pre-indexed addressing

LDR R0, [R1, R2] @ R0=mem[R1+R2]
@ R1 unchanged

- Auto-indexing addressing

LDR R0, [R1, R2]! @ R0=mem[R1+R2]
@ R1=R1+R2

- Post-indexed addressing
LDR R0, [R1], R2
@ R0=mem[R1]
@ R1=R1+R2


## Example

PRE $\quad r 0=0 \times 00000000$
$r 1=0 \times 00090000$
mem32[0x00009000] $=0 \times 01010101$
mem32[0x00009004] $=0 \times 02020202$

LDR r0, [r1, \#4]!

Preindexing with writeback:
POST(1) $\quad r 0=0 \times 02020202$
$r 1=0 \times 00009004$

## Example

PRE $\quad r 0=0 \times 00000000$
$r 1=0 \times 00090000$
mem32[0x00009000] $=0 \times 01010101$
mem32[0x00009004] $=0 \times 02020202$

LDR r0, [r1, \#4]

Preindexing:

POST(2) $r 0=0 \times 02020202$
$r 1=0 \times 00009000$

## Example

PRE $\quad r 0=0 \times 00000000$
$r 1=0 \times 00090000$
mem32[0x00009000] $=0 \times 01010101$
$\operatorname{mem} 32[0 \times 00009004]=0 \times 02020202$

LDR r0, [r1], \#4

Postindexing:

POST(3) $\quad r 0=0 \times 01010101$
$r 1=0 \times 00009004$

## Summary of addressing modes

Syntax: <LDR|STR>\{<cond>\}\{B\} Rd, addressing ${ }^{1}$
LDR\{<cond>\}SB|H|SH Rd, addressing ${ }^{2}$
STR $\{<$ cond> $\}$ H Rd, addressing ${ }^{2}$

| Addressing ${ }^{1}$ mode and index method | Addressing $^{1}$ syntax |
| :--- | :--- |
| Preindex with immediate offset | $[R n, \#+/-$ offset_12] |
| Preindex with register offset | $[R n,+/-R m]$ |
| Preindex with scaled register offset | $[R n,+/-R m$, shift \#shift_imm $]$ |
| Preindex writeback with immediate offset | $[R n, \#+/-$ offset_12]! |
| Preindex writeback with register offset | $[R n,+/-R m!]$ |
| Preindex writeback with scaled register offset | $[R n,+/-R m$, shift \#shift_imm]! |
| Immediate postindexed | $[R n], \#+/-$ offset_12 |
| Register postindex | $[R n],+/-R m$ |
| Scaled register postindex | $[R n],+/-R m$, shift \#shift_imm |

## Summary of addressing modes

|  | Instruction | $r 0=$ | $r 1+=$ |
| :---: | :---: | :---: | :---: |
| Preindex <br> with <br> writeback | LDR r0, [r1,\#0x4]! | mem32[r1+0×4] | 0x4 |
|  | LDR r0, [r1, r2]! | mem32[r1+r2] | r2 |
|  | LDR r0, [r1,r2,LSR\#0x4]! | mem32[r1+(r2 LSR 0x4)] | (r2 LSR 0x4) |
| Preindex | LDR r0, [r1,\#0x4] | mem32[r1+0x4] | not updated |
|  | LDR r0, [r1,r2] | mem32[r1+r2] | not updated |
|  | LDR r0, [r1,-r2,LSR \#0x4] | mem32[r1-(r2 LSR 0x4)] | not updated |
| Postindex | LDR r0,[r1],\#0x4 | mem32[r1] | 0x4 |
|  | LDR r0, [r1],r2 | mem32[r1] | r2 |
|  | LDR r0, [r1],r2,LSR \#0x4 | mem32[r1] | (r2 LSR 0x4) |

## Summary of addressing modes

Syntax: <LDR|STR>\{<cond>\}\{B\} Rd, addressing ${ }^{1}$
LDR\{<cond>\}SB|H|SH Rd, addressing ${ }^{2}$
STR\{<cond>\}H Rd, addressing ${ }^{2}$

| Addressing $^{2}$ mode and index method | Addressing $^{2}$ syntax |
| :--- | :--- |
| Preindex immediate offset | $[R n, \#+/-$ offset_8 $]$ |
| Preindex register offset | $[R n,+/-R m]$ |
| Preindex writeback immediate offset | $[R n, \#+/-$ offset_8]! |
| Preindex writeback register offset | $[R n,+/-R m]!$ |
| Immediate postindexed | $[R n], \#+/-$ offset_8 |
| Register postindexed | $[R n],+/-R m$ |

## Summary of addressing modes

|  | Instruction | Result | $r 1+=$ |
| :---: | :---: | :---: | :---: |
| Preindex with writeback | STRH r0,[r1,\#0x4]! | mem16[r1+0x4] $=$ r0 | $0 \times 4$ |
|  | STRH r0, [r1,r2]! | mem16[r1+r2] = r 0 | r2 |
| Preindex | STRH $\mathrm{rO},[\mathrm{r} 1, \# 0 \times 4]$ | mem16[r1+0x4] $=$ r0 | not updated |
|  | STRH r0, [r1,r2] | mem16[r1+r2] = r 0 | not updated |
| Postindex | STRH r0, [r1],\#0x4 | mem16[r1] r 0 | 0x4 |
|  | STRH r0, [r1],r2 | mem16[r1] r 0 | r2 |

## Load an address into a register

- Note that all addressing modes are registeroffseted. Can we issue LDR R0, Table? The pseudo instruction ADR loads a register with an address
table: .word 10

ADR R0, table

- Assembler transfer pseudo instruction into a sequence of appropriate instructions sub r0, pc, \#12


## Application

ADR R1, table
loop:
LDR R0, [R1]
ADD R1, R1, \#4
@ operations on R0

-     -         -             -                 -                     -                         -                             -                                 -                                     -                                         -                                             -                                                 -                                                     -                                                         -                                                             -                                                                 -                                                                     -                                                                         -                                                                             -                                                                                 -                                                                                     -                                                                                         - 

ADR R1, table
loop: LDR R0, [R1], \#4

@ operations on R0

## Multiple register load/store

- Transfer a block of data more efficiently.
- Used for procedure entry and exit for saving and restoring workspace registers and the return address
- For ARM7, 2+Nt cycles ( $N$ : \#vords, $t$ :time for a word for sequential access). Increase interrupt latency since it can't be interrupted.
registers are arranged an in increasing order; see manual
LDMIA R1, \{R0, R2, R5\} @ R0 = mem[R1]
@ R2 $=\operatorname{mem}[r 1+4]$
@ R5 = mem $[r 1+8]$


## Multiple load/store register

LDM load multiple registers
STM store multiple registers

| suffix | meaning |
| :---: | :--- |
| IA | increase after |
| IB | increase before |
| DA | decrease after |
| DB | decrease before |

## Addressing modes

Syntax: <LDM|STM>\{<cond>\}<addressing mode> Rn\{!\},<registers>\{^\}

| Addressing <br> mode | Description | Start address | End address | $R n!$ |
| :--- | :--- | :--- | :--- | :--- |
| IA | increment after | $R n$ | $R n+4^{*} N-4$ | $R n+4^{*} N$ |
| IB | increment before | $R n+4$ | $R n+4^{*} N$ | $R n+4^{*} N$ |
| DA | decrement after | $R n-4^{*} N+4$ | $R n$ | $R n-4^{*} N$ |
| DB | decrement before | $R n-4^{*} N$ | $R n-4$ | $R n-4^{*} N$ |

## Multiple load/store register

LDM<mode> Rn, \{<registers>\}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-\#<registers>*4+4
DB: addr:=Rn-\#<registers>*4
For each Ri in <registers>
IB: addr:=addr+4
DB: addr:=addr-4
Ri:=M[addr]
IA: addr:=addr+4
DA: addr:=addr-4
<!>: Rn:=addr


## Multiple load/store register

LDM<mode> Rn, \{<registers>\}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-\#<registers>*4+4
DB: addr:=Rn-\#<registers>*4
For each Ri in <registers>
IB: addr:=addr+4
DB: addr:=addr-4
Ri:=M[addr]
IA: addr:=addr+4
DA: addr:=addr-4
<!>: Rn:=addr


## Multiple load/store register

LDM<mode> Rn, \{<registers>\}
IA: addr:=Rn
IB: addr:=Rn+4
DA: addr:=Rn-\#<registers>*4+4
DB: addr:=Rn-\#<registers>*4
For each Ri in <registers>
IB: addr:=addr+4
DB: addr:=addr-4
Ri:=M[addr]
IA: addr:=addr+4
DA: addr:=addr-4
<!>: Rn:=addr


## Multiple load/store register

LDM<mode> Rn, \{<registers>\}
IA: addr:=Rn
IB: addr: =Rn+4
DA: addr:=Rn-\#<registers>*4+4
DB: addr:=Rn-\#<registers>*4
For each Ri in <registers>
IB: addr:=addr+4
DB: addr:=addr-4
Ri:=M[addr]
IA: addr:=addr+4
DA: addr:=addr-4


## Multiple load/store register

LDMIA R0, \{R1,R2,R3\}
or
LDMIA R0, \{R1-R3\}

R1: 10

| $R 0$ |  |
| :---: | :---: | :---: |
|  | addr data <br> $0 \times 010$ 10 <br> $0 \times 014$ 20 <br> $0 x 018$ 30 <br> $0 \times 01 C$ 40 <br> $0 \times 020$ 50 <br> $0 x 024$ 60 |

## Multiple load/store register

LDMIA R0!, \{R1,R2,R3\}

R1: 10
R2: 20
R3: 30
R0: 0x01C


## Multiple load/store register

LDMIB R0!, \{R1,R2,R3\}

R1: 20
R2: 30
R3: 40
R0: 0x01C

| $R 0$ | addr data <br> $0 x 010$ 10 <br> $0 x 014$ 20 <br> $0 x 018$ 30 <br> $0 x 01 C$ 40 <br> $0 x 020$ 50 <br> $0 x 024$ 60 |
| :---: | :---: | :---: |

## Multiple load/store register

LDMDA R0!, \{R1,R2,R3\}

R1: 40
R2: 50
R3: 60
R0: 0x018

|  | addr | data |
| :---: | :---: | :---: |
|  | 0x010 | 10 |
|  | 0x014 | 20 |
|  | 0x018 | 30 |
|  | 0x01C | 40 |
|  | 0x020 | 50 |
| R0 | 0x024 | 60 |

## Multiple load/store register

LDMDB R0!, \{R1,R2,R3\}

R1: 30
R2: 40
R3: 50
R0: 0x018


## Example

PRE $\quad$ mem32[0×80018] $=0 \times 03$
$\operatorname{mem} 32[0 \times 80014]=0 \times 02$
mem32[0x80010] = 0x01
r0 $=0 \times 00080010$
$r 1=0 \times 00000000$
$r 2=0 \times 00000000$
$r 3=0 \times 00000000$

LDMIA r0!, $\{r 1-r 3\}$

## Example

- 

| Address pointer | Memory address | Data | $r 3=0 \times 00000000$$r 2=0 \times 00000000$ |
| :---: | :---: | :---: | :---: |
|  | 0x80020 | 0x00000005 |  |
|  | 0x8001c | 0x00000004 |  |
|  | 0x80018 | 0x00000003 |  |
|  | 0x80014 | 0x00000002 |  |
| $r 0=0 \times 80010 \rightarrow$ | 0x80010 | 0x00000001 | $r 1=0 \times 00000000$ |
|  | 0x8000c | 0x00000000 |  |

## LDMIA r0!, \{r1-r3\}

Memory
Address pointer address Data

| $r 0=0 \times 8001 \mathrm{c} \rightarrow$ | 0x80020 | 0x00000005 | $r 3=0 \times 00000003$ |
| :---: | :---: | :---: | :---: |
|  | 0x8001c | 0x00000004 |  |
|  | 0x80018 | 0x00000003 |  |
|  | 0x80014 | 0x00000002 | $r 2=0 \times 00000002$ |
|  | 0x80010 | 0x00000001 | $r l=0 \times 00000001$ |
|  | 0x8000c | 0x00000000 |  |

## Example

- 

| Address pointer | Memory address | Data | $r 3=0 \times 00000000$$r 2=0 \times 00000000$ |
| :---: | :---: | :---: | :---: |
|  | 0x80020 | 0x00000005 |  |
|  | 0x8001c | 0x00000004 |  |
|  | 0x80018 | 0x00000003 |  |
|  | 0x80014 | 0x00000002 |  |
| $r 0=0 \times 80010 \rightarrow$ | 0x80010 | 0x00000001 | $r 1=0 \times 00000000$ |
|  | 0x8000c | 0x00000000 |  |

## LDMIB r0!, \{r1-r3\}

Memory
Address pointer address Data


## Application

- Copy a block of memory
- R9: address of the source
- R10: address of the destination
- R11: end address of the source



## Application

- Stack (full: pointing to the last used; ascending: grow towards increasing memory addresses)

| mode | POP | =LDM | PUSH | =STM |
| ---: | :---: | :---: | :---: | :---: |
| Full ascending (FA) | LDMFA | LDMDA | STMFA | STMIB |
| Full descending (FD) | LDMFD | LDMIA | STMFD | STMDB |
| Empty ascending (EA) | LDMEA | LDMDB | STMEA | STMIA |
| Empty descending (ED) | LDMED | LDMIB | STMED | STMDA |

LDMFD R13!, \{R2-R9\} @ used for ATPCS
... @ modify R2-R9
STMFD R13!, \{R2-R9\}

## Example

| PRE | Address | Data |
| :---: | :---: | :---: |
| $s p \rightarrow$ | 0x80018 | 0x00000001 |
|  | $0 \times 80014$ | 0x00000002 |
|  | 0x80010 | Empty |
|  | 0x8000c | Empty |

STMFD sp!, \{r1,r4\}
POST Address Data

$s p \rightarrow$| $0 \times 80018$ | $0 \times 00000001$ |
| :---: | :---: |
| $0 \times 80014$ | $0 \times 00000002$ |
|  | $0 \times 80010$ |
|  | $0 \times 00000003$ |
|  | $0 \times 00000002$ |

## Swap instruction

- Swap between memory and register. Atomic operation preventing any other instruction from reading/ writing to that location until it completes

Syntax: $\operatorname{SWP}\{B\}\{<$ cond $>\} \operatorname{Rd}, \operatorname{Rm},[R n]$

| SWP | swap a word between memory and a register | tmp $=m e m 32[\mathrm{Rn}]$ <br> mem32[Rn] Rm <br> $R d=t m p$ |
| :--- | :--- | :--- |
| SWPB | swap a byte between memory and a register | tmp $=m e m 8[R n]$ <br> mem8[Rn] Rm <br> $R d=t m p$ |

## Example

$$
\text { PRE } \quad \begin{aligned}
& \text { mem } 32[0 \times 9000]=0 \times 12345678 \\
& \\
& r 0=0 \times 00000000 \\
& \\
& r 1=0 \times 11112222 \\
& \\
& r 2=0 \times 00009000
\end{aligned}
$$

SWP r0, r1, [r2]
POST mem32[0×9000] = 0x11112222

$$
\begin{aligned}
& r 0=0 \times 12345678 \\
& r 1=0 \times 11112222 \\
& r 2=0 \times 00009000
\end{aligned}
$$

## Application

spin

| MOV | $r 1$, =semaphore |
| :--- | :--- |
| MOV | $r 2, \# 1$ |
| SWP | $r 3, r 2,[r 1] ;$ hold the bus until complete |
| CMP | $r 3, \# 1$ |
| BEQ | spin |

## Software interrupt

- A software interrupt instruction causes a software interrupt exception, which provides a mechanism for applications to call OS routines.

Syntax: SWI $\{<$ cond>\} SWI_number

| SWI | software interrupt | lr_svc=address of instruction following the SWI <br>  |
| :--- | :--- | :--- |
|  | $s p s r_{-} s v c=c p s r$ |  |
| $p c=$ vectors $+0 \times 8$ |  |  |
| $c p s r$ mode $=S V C$ |  |  |
|  | $c p s r I=1$ (mask IRQ interrupts) |  |

## Example

$$
\text { PRE } \quad \begin{aligned}
& \mathrm{cpsr}=\text { nzcVqift_USER } \\
& \\
& \mathrm{pc}=0 \times 00008000 \\
& 1 r=0 \times 003 \mathrm{fffff} ; 1 r=r 14 \\
& \mathrm{r0}=0 \times 12
\end{aligned}
$$

$0 \times 00008000$ SWI $0 \times 123456$
POST $\quad \mathrm{cpsr}=\mathrm{nzcVqIft}$ SVC spsr = nzcVqift_USER
pc $=0 \times 00000008$
$1 r=0 \times 00008004$
$r 0=0 \times 12$

## Load constants

- No ARM instruction loads a 32-bit constant into a register because ARM instructions are 32-bit long. There is a pseudo code for this.

```
Syntax: LDR Rd, =constant
    ADR Rd, label
```

| LDR | load constant pseudoinstruction | $R d=32$-bit constant |
| :--- | :--- | :--- |
| ADR | load address pseudoinstruction | $R d=32$-bit relative address |

## Load constants

- Assemblers implement this usually with two options depending on the number you try to

| Ioad. | Pseudoinstruction |
| :--- | :--- | Actual instruction

Loading the constant $0 x f f 00 \mathrm{ffff}$


## Instruction set

| Operation <br> Mnemonic | Meaning | Operation <br> Mnemonic | Meaning |
| :---: | :--- | :---: | :--- |
| ADC | Add with Carry | MVN | Logical NOT |
| ADD | Add | ORR | Logical OR |
| AND | Logical AND | RSB | Reverse Subtract |
| BAL | Unconditional Branch | RSC | Reverse Subtract with Carry |
| B $\langle c c\rangle$ | Branch on Condition | SBC | Subtract with Carry |
| BIC | Bit Clear | SMLAL | Mult Accum Signed Long |
| BLAL | Unconditional Branch and Link | SMULL | Multiply Signed Long |
| BL $\langle c c\rangle$ | Conditional Branch and Link | STM | Store Multiple |
| CMP | Compare | STR | Store Register (Word) |
| EOR | Exclusive OR | STRB | Store Register (Byte) |
| LDM | Load Multiple | SUB | Subtract |
| LDR | Load Register (Word) | SWI | Software Interrupt |
| LDRB | Load Register (Byte) | SWP | Swap Word Value |
| MLA | Multiply Accumulate | SWPB | Swap Byte Value |
| MOV | Move | TEQ | Test Equivalence |
| MRS | Load SPSR or CPSR | TST | Test |
| MSR | Store to SPSR or CPSR | UMLAL | Mult Accum Unsigned Long |
| MUL | Multiply | UMULL | Multiply Unsigned Long |

