16





	$\mathbb{N}$	15         14         13         12         11         10         9         8         7         6         5         7           Format 1         opcode         dest d         source s           Format 2         opcode         dest d         source s	addr
High-Level Language	Level 5	#OperationEmtRseudacode0:halt1 $exit(0)$ 1:add1 $R[d] \leftarrow R[s] + R[t]$ 2:subtract1 $R[d] \leftarrow R[s] - R[t]$	10: <i>C</i> 020
Assembly Language	Level 4	1 $R[a] \leftarrow R[s] \leftarrow R[s]$ 3:and11 $R[d] \leftarrow R[s] \leftarrow R[s]$ 4:xor1 $R[d] \leftarrow R[s] ^ R[t]$ 5:shiftleft1 $R[d] \leftarrow R[s] << R[t]$ 6:shiftright1 $R[d] \leftarrow R[s] >> R[t]$ 7:load addr2 $R[d] \leftarrow addr$	20: 7101 21: 7A00
Operating System	Level 3	8:load2 $R[d] \leftarrow mem[addx]$ 9:store2mem[addx] \leftarrow R[d]A:load indirect1 $R[d] \leftarrow mem[R[t]]$ B:store indirect1mem[R[t]] \leftarrow R[d]C:branch zero2if (R[d] == 0) nc \leftarrow addr	22: 7C00
Instruction Set Architecture	Level 2	C.Drain field2II ( $\mathbf{R}[\mathbf{d}] = 0$ ) $\mathbf{pc} \leftarrow \mathbf{addr.}$ D:branch positive2if ( $\mathbf{R}[\mathbf{d}] > 0$ ) $\mathbf{pc} \leftarrow \mathbf{addr.}$ E:jump register1 $\mathbf{pc} \leftarrow \mathbf{R}[\mathbf{t}]$ F:jump and link2 $\mathbf{R}[\mathbf{d}] \leftarrow \mathbf{pc}$ ; $\mathbf{pc} \leftarrow \mathbf{addr.}$	23: 8017 24: CD29 25: 12AC
Microarchitecture	Level 1		26: BD02 27: 1 <i>CC</i> 1
Digital Logic	Level 0		28: <i>C</i> 023
			29: FF2B 2A: 0000

Problems with programming using machine code

- Difficult to remember instructions
- Difficult to remember variables
- Hard to calculate addresses/relocate variables or functions

#### Need to handle instruction encoding (e.g. jr Rt)

Table B.1 ARM instruction decode table.

Instruction classes (indexed by op)	31 30 29	28	27	26	25	24	23	22	21	20	19	18 17	16	15	14 13	3 12	11	10 9	<del>)</del> 8	7	65	4	3210
AND   EOR   SUB   RSB   ADD   ADC   SBC   RSC	cond		0	0	0	0		op		s		Rn			Rd			shift	_siz	е	shift	0	Rm
AND   EOR   SUB   RSB   ADD   ADC   SBC   RSC	cond		0	0	0	0		op		s		Rn			Rd			Rs		0	shift	1	Rm
MUL	cond		0	0	0	0	0	0	0	S		Rđ		0	0 0	0		Rs		1	00	1	Rm
MLA	cond		0	0	0	0	0	0	1	S		Rd			Rn			Rs		1	00	1	Rm
UMAAL	cond		0	0	0	0	0	1	0	0		RdHi			RdLo			Rs		1	00	1	Rm
UMULL   UMLAL   SMULL   SMLAL	cond		0	0	0	0	1		pp_	S		RdHi			RdLo			Rs		1	0 0	1	Rm
SIRH   LURH post	cona		0	0	0	0	U	0	0	op		Кħ			Ка		0	0 0	0	1	0 1	1	Km
STRH   LDRH post	cond		0	0	0	0	U	1	0	ор		Rn			Rđ		1	mme [7:4]	2a ]	1	0 1	1	immed [3:0]
LDRD   STRD   LDRSB   LDRSH post	cond		0	0	0	0	U	0	0	ор		Rn			Rd		0	0 0	) ()	1	1 op	1	Rm
LDRD   STRD   LDRSB   LDRSH post	cond		0	0	0	0	U	1	0	ор		Rn			Rd		i	mme [7:4	:d ]	1	1 op	1	immed [3:0]
MRS Rd, cpsr   MRS Rd, spsr	cond		0	0	0	1	0	op	0	0	1	1 1	1		Rd		0	0 0	) ()	0	0 0	0	0000
MSR cpsr, Rm   MSR spsr, Rm	cond		0	0	0	1	0	op	1	0	f	s x	С	1	1 1	1	0	0 0	) ()	0	0 0	0	Rm
BXJ	cond		0	0	0	1	0	0	1	0	1	1 1	1	1	1 1	1	1	1 1	1 1	0	0 1	0	Rm
SMLAxy	cond		0	0	0	1	0	0	0	0		Rd			Rn			Rs		1	yх	0	Rm
SMLAWy	cond		0	0	0	1	0	0	1	0		Rđ			Rn			Rs		1	y 0	0	Rm
SMULWy	cond		0	0	0	1	0	0	1	0		Rd		0	0 0	0		Rs		1	y 1	0	Rm
SMLALXy	cond		0	0	0	1	0	1	0	0		RdHi			RdLo			Rs		1	уx	0	Rm
SMULXy	cond		0	0	0	1	0	1	1	0		Rd		0	0 0	0		Rs		1	уx	0	Rm
TST   TEQ   CMP   CMN	cond		0	0	0	1	0	- (	οp	1		Rn		0	0 0	0		shift_	_size		shift	0	Rm
ORR   BIC	cond		0	0	0	1	1	op	0	S		Rn			Rd			shift_	_size	-	shift	0	Rm
MOV   MVN	cond		0	0	0	1	1	op	1	S	0	0 0	0		Rd			shift_	_size		shift	0	Rm
BX   BLX	cond		0	0	0	1	0	0	1	0	1	1 1	1	1	1 1	1	1	1 1	1 1	0	0 op	1	Rm
CLZ	cond		0	0	0	1	0	1	1	0	1	1 1	1		Rd		1	1 1	1 1	0	00	1	Rm
QADD   QSUB   QDADD   QDSUB	cond		0	0	0	1	0	6	op	0		Rn			Rd		0	0 0	) (	0	10	1	Rm
ВКРТ	1 1 1	0	0	0	0	1	0	0	1	0				im	ned[1	5:4]				0	1 1	1	immed [3:0]
TST   TEQ   CMP   CMN	cond		0	0	0	1	0	6	οp	1		Rn		0	0 0	0		Rs		0	shift	1	Rm
ORR   BIC	cond		0	0	0	1	1	оp	0	S		Rn			Rd			Rs		0	shift	1	Rm
MOV   MVN	cond		0	0	0	1	1	op	1	S	0	0 0	0		Rđ			Rs		0	shift	1	Rm
SWP   SWPB	cond		0	0	0	1	0	op	0	0		Rn			Rd		0	0 0	) 0	1	0 0	1	Rm
STREX	cond		0	0	0	1	1	0	0	0		Rn			Rd		1	1 1	1 1	1	0 0	1	Rm
LDREX	cond		0	0	0	1	1	0	0	1		Rn			Rd		1	1 1	1 1	1	00	1	1 1 1 1 1

Table B.1 ARM instruction decode table. (Continued.)

Instruction classes (indexed by op) STRH | LDRH pre STRH | LDRH pre STRD | LDRSB | LDRSH LDRD | STRD | LDRSB | LDRSH AND | EOR | SUB | RSB ADD | ADC | SBC | RSC MSR cpsr, #imm | MSR spsr, # TST | TEQ | CMP | CMN ORR BIC MOV | MVN STR | LDR | STRB | LDRB posi STR | LDR | STRB | LDRB pre STR | LDR | STRB | LDRB posi { |S|Q|SH| |U|UQ|UH}ADD16 { |S|Q|SH| |U|UQ|UH}ADDSUBX ISIOISHI UUUUUUHISUBADDX { |S|Q|SH| |U|UQ|UH}SUB16 |S|Q|SH| |U|UQ|UH}ADD8 ISIQISHI IUIUQIUHISUB8 РКНВТ | РКНТВ {S|U}SAT {S|U}SAT16 SEL REV | REV16 | | REVSH {S|U}XTAB16 {S|U}XTB16 {S|U}XTAB {S|U}XTB {SUXTAH {SIU}XTH STR | LDR | STRB | LDRB pre SMLAD | SMLSD SMUAD | SMUSD SMLALD | SMLSLD

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	-4	- 3	2	1	0

1 Rm immed [3:0] 1 Rm 1 immed [3:0] imed			
1 immed [3:0] 1 Rm 1 immed [3:0] 1med 1med			
1 Rm 1 immed [3:0] 1med 1med			
1 immed [3:0] 1med 1med			
nmed 1med			
nmed			
amed			
ımed			
ımed			
immed12			
d12			
0 Rm			
1 Rm			
0 Rm			
1 Rm			
1 Rm			
1 Rm			

4

High-Level Language	Level 5	Α	DUP	32
Assembly Language	Level 4		lda Ida Ida	R1, 1 RA, A RC, 0
Operating System	Level 3	read	ld	RD, 0xFF
Instruction Set Architecture	Level 2		oz add sti	RD, exit R2, RA, RC RD, R2
Microarchitecture	Level 1		add bz	RC, RC, R1 R0, read
Digital Logic	Level 0	exit	ji hlt	RF, <u>printr</u>

# TOY assembly

# TOY assembly

Not mapping to instruction	opcode	mnemonic	syntax
<ul> <li>Data directives</li> </ul>	0	hlt	hlt
<ul> <li>A DW n: initialize a</li> </ul>	1	add	add rd, rs, rt
variable A as n	2	sub	sub rd, rs, rt
• B DUP n: reserve n words	3	and	and rd, rs, rt
(n is decimal)	4	xor	xor rd, rs, rt
<ul> <li>Support two types of</li> </ul>	5	shl	shl rd, rs, rt
literals, decimal and	6	shr	shr rd, rs, rt
hexadecimal (0x)	7	Ida	lda rd, addr
<ul> <li>Label begins with a letter</li> </ul>	8	ld	ld rd, addr
<ul> <li>Comment begins with ;</li> </ul>	9	st	st rd, addr
<ul> <li>Case insensitive</li> </ul>	A	ldi	ldi rd, rt
<ul> <li>Program starts with the</li> </ul>	В	sti	sti rd, rt
first instruction it meets	С	bz	bz rd, addr
	D	bp	bp rd, addr
· Some tricks to handle the	E	jr	jr rd <mark>(rt)</mark>
starting address Ux10	F	jl	jl rd, addr

#### Assembler

#### Assembler's task:

- Convert mnemonic operation codes to their machine language equivalents
- Convert symbolic operands to their equivalent machine addresses
- Build machine instructions in proper format
- Convert data constants into internal machine representations (data formats)
- Write object program and the assembly listing

### Forward Reference

# Definition

A reference to a label that is defined later in the program

# Solution

- Two passes
  - First pass: scan the source program for label definition, address accumulation, and address assignment
  - Second pass: perform most of the actual instruction translation

# Assembly version of REVERSE

int A[32];	Α	DUP	32	10: <i>C</i> 020
		Ida	R1, 1	20: 7101
		Ida	RA, A	21: 7A00
i=0;		Ida	RC, 0	22: 7 <i>C</i> 00
Do {				
RD=stdin;	read	ld	RD, 0xFF	23: 8DFF
if (RD==0) break;		bz	RD, exit	24: CD29
		add	R2, RA, RC	25: 12 <i>AC</i>
A[i]=RD;		sti	RD, R2	26: BD02
i=i+1;		add	RC, RC, R1	27: 1 <i>CC</i> 1
} while (1);		bz	RO, read	28: <i>C</i> 023
printr();	exit	jl	RF, printr	29: FF2B
• •		hlt	-	2A: 0000

# Assembly version of REVERSE

printr()	; print	revers	e	
{	; array	addre	ss (RA)	
do {	; numbe	er of e	lements (RC)	
i=i-1;	printr	sub	RC, RC, R1	2B: 2 <i>CC</i> 1
		add	R2, RA, RC	2C: 12AC
		ldi	RD, R2	2D: AD02
print A[i];		st	RD, 0xFF	2E: 9DFF
} while (i>=0);		bp	RC, printr	2F: DC2B
		bz	RC, printr	30: <i>CC</i> 2B
return;	return	jr	RF	31: EF00
}		·		

toyasm < reverse.asm > reverse.toy

## Function Call: A Failed Attempt



### **Multiplication Function**

# Calling convention.

- Jump to line 30.
- Store a and b in registers A and B.
- Return address in register F.
- Put result  $c = a \times b$  in register C.
- Register 1 is scratch.



function

10: 8AFF

11: 8BFF

13: 1AC0

14: 8BFF

12: FF3

**Multiplication Function Call** 

#### Client program to compute $x \times y \times z$ .

- Read x, y, z from standard input.
- Note: PC is incremented before instruction is executed.

- value stored in register F is correct return address



### Function Call: One Solution

# Contract between calling program and function:

- Calling program stores function parameters in specific registers.
- Calling program stores return address in a specific register.

- jump-and-link

- · Calling program sets PC to address of function.
- Function stores return value in specific register.
- Function sets PC to return address when finished.

- jump register

# What if you want a function to call another function?

- Use a different register for return address.
- More general: store return addresses on a stack.

#### stack

STK\_TOP DW 0xFF



#### stack

; pop and return [top] to RF									
рор	Ida	R8, 0xFF							
	ld	R9, STK_TOP							
	sub	R8, R8, R9							
	bz	R8, popexit							
	ldi	RF, R9							
	Ida	R8,1							
	add	R9, R9, R8							
	st	R9, STK_TOP							
pope>	kit jr	RE							

; the size of the stack, the result is in R9 stksize Ida R8, 0xFF Id R9, STK\_TOP sub R9, R8, R9 jr RE

## Procedure prototype

With a stack, the procedure prototype is changed. It allows us to have a deeper call graph by using the stack.





# Linking

Many programs will need multiply. Since multiply will be used by many applications, could we make multiply a library?

Toyasm has an option to generate an object file so that it can be later linked with other object files.

That is why we need linking. Write a subroutine mul3 which multiplies three numbers in RA, RB, RC together and place the result in RD. Three files:

- stack.obj: implementation of stack, needed for procedure
- mul.obj: implementation of multiplication.
- multest.obj: main program and procedure of mul3

toylink multest.obj mul.obj stack.obj > multest.toy

#### object file (multest.asm)

DW DW ABC 345 ĎŴ ; calculate A\*B\*C main RA Id Id Id A B C RB, B RC, C RF, mul3 RD, 0xFF ji st hlt ; RD=RA\*RB\*RC ; return address is in RF mul3 jl RE, push RD, O RD, RC, RO RF, mul RA, RC, RO RB, RD, RO RF, mul RD, RC, RO Ida add jl add add jl add RE, pop RF jl jr

#### object file (mul.obj)







High-Level Language	Level 5 compiler	Α	DUP	32
Assembly Language	Level 4		lda Ida Ida	R1, 1 RA, A RC, 0
Operating System	Level 3	read	ld	RD, 0xFF
Instruction Set Architecture	Level 2		add sti	RD, exit R2, RA, RC RD, R2
Microarchitecture	Level 1		add bz	RC, RC, R1 R0, read
Digital Logic	Level 0	exit	ji hlt	RF, printr

Virtual machines







#### Abstractions for computers 16 Input 1 ALU 16 High-Level Language Level 5 Input 2 ALU select Assembly Language subtract Level 4 RO R8 16 R1 Write Data R9 16 R2 RA A Data Write Address R3 RB **Operating System** 16 RC R4 B Data Level 3 R5 A Address RD R6 RE **B** Address R7 RF Instruction Set Level 2 Architecture Write CI X xy **Microarchitecture** Level 1 DSD, electronics X X+Y**Digital Logic** Level 0 ₩ P X

#### Assignment #2

#### Assigned: 11/03/2008 Due: 11:59pm 11/16/2008

Part 1 (50%): write a procedure BCD to convert a hexadecimal number into a BCD (Binary-Coded Decimal). The input number is placed in RA. The result should be placed in RB. The return address is in RF. (Hint: you need to implement division)

Part 2 (30%): write a procedure CNTO to count O's in an array. The address of the array is placed at RA. The size of the array is specified by RC. The result should be placed in RB. The return address is in RF.

Part 3 (20%): write a program to read a series of numbers specified by the user from stdin until the input is 0x0000. Count the number of 0-bits in the input array and display this number using BCD in stdout.